Skip to main content

Published on 05 February 2013, updated 13 February 2013

  1. View in HTML
  2. .PDF (NaN MB)

Share this page:   

IBM Form #: TIPS0972

Authors: Scott Vetter, James Cruickshank, Sorin Hanganu, Volker Haug, Stephen Lutz, John T. Schmidt and Marco Vallone

    menu icon


    This IBM® Redbooks® technote describes the processor to memory architectural differences between IBM POWER7® technology-based IBM Power 750 (8233-E8B) and the IBM POWER7+™ technology-based Power 750 (8408-E8D) and Power 760 (9109-RMD) servers. Historically new server models within a model family (such as Power 710) have carried forward a similar, though enhanced, memory and I/O architecture of their previous model. However, this case is not the same for POWER7+ Power 750 and Power 760. With these new server models, changes to the bus architecture might require additional performance considerations for partitions that need processor and memory resources that span multiple processor sockets.



    Special Notices

    The material included in this document is in DRAFT form and is provided 'as is' without warranty of any kind. IBM is not responsible for the accuracy or completeness of the material, and may update the document at any time. The final, published document may not include any, or all, of the material included herein. Client assumes all risks associated with Client's use of this document.