Note: Before using this information and the product it supports, read the information in “Notices” on page vii.
## Contents

<table>
<thead>
<tr>
<th>Notices</th>
<th>vii</th>
</tr>
</thead>
<tbody>
<tr>
<td>Trademarks</td>
<td>vii</td>
</tr>
<tr>
<td>IBM Redbooks promotions</td>
<td>ix</td>
</tr>
<tr>
<td>Preface</td>
<td>xi</td>
</tr>
<tr>
<td>Authors</td>
<td>xii</td>
</tr>
<tr>
<td>Now you can become a published author, too!</td>
<td>xii</td>
</tr>
<tr>
<td>Comments welcome</td>
<td>xiii</td>
</tr>
<tr>
<td>Stay connected to IBM Redbooks</td>
<td>xiii</td>
</tr>
</tbody>
</table>

### Chapter 1. Architecture and technical description

1.1 Power S812LC server                        | 1  |
1.2 Server features                            | 2  |
  1.2.1 Power S812LC server features           | 3  |
  1.2.2 Minimum features                       | 4  |
1.3 Operating system support                   | 4  |
1.4 Linux operating system                     | 4  |
  1.4.1 Ubuntu                                  | 4  |
  1.4.2 Red Hat                                 | 5  |
  1.4.3 SUSE                                    | 5  |
  1.4.4 Additional information                 | 5  |
1.5 Operating environment                      | 5  |
1.6 Physical package                           | 6  |
1.7 System architecture                        | 6  |
1.8 The IBM POWER8 processor                   | 9  |
  1.8.1 POWER8 processor overview              | 9  |
  1.8.2 POWER8 processor core                  | 11 |
  1.8.3 Simultaneous multithreading            | 12 |
  1.8.4 Memory access                          | 12 |
  1.8.5 On-chip L3 cache innovation and Intelligent Cache | 13 |
  1.8.6 L4 cache and memory buffer             | 14 |
  1.8.7 Hardware transactional memory          | 16 |
  1.8.8 Coherent Accelerator Processor Interface | 16 |
1.9 Memory subsystem                           | 17 |
  1.9.1 Memory buffer chips                    | 18 |
  1.9.2 Memory placement rules                 | 19 |
  1.9.3 Memory bandwidth                       | 21 |
1.10 System bus                                | 23 |
1.11 Internal I/O subsystem                    | 25 |
1.12 Slot configuration                        | 25 |
1.13 System ports                              | 26 |
1.14 PCI adapters                              | 26 |
  1.14.1 Peripheral Component Interconnect Express | 26 |
  1.14.2 LAN adapters                          | 27 |
  1.14.3 Fibre Channel adapters                | 27 |
  1.14.4 InfiniBand host channel adapter        | 28 |
  1.14.5 CAPI adapters                         | 28 |
1.15 Internal storage                          | 29 |
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>IBM EnergyScale technology</td>
<td>73</td>
</tr>
<tr>
<td>On Chip Controller</td>
<td>76</td>
</tr>
<tr>
<td>Energy consumption estimation</td>
<td>76</td>
</tr>
<tr>
<td><strong>Related publications</strong></td>
<td>77</td>
</tr>
<tr>
<td>IBM Redbooks</td>
<td>77</td>
</tr>
<tr>
<td>Other publications</td>
<td>77</td>
</tr>
<tr>
<td>Online resources</td>
<td>78</td>
</tr>
<tr>
<td>Help from IBM</td>
<td>79</td>
</tr>
</tbody>
</table>
Notices

This information was developed for products and services offered in the U.S.A.

IBM may not offer the products, services, or features discussed in this document in other countries. Consult your local IBM representative for information on the products and services currently available in your area. Any reference to an IBM product, program, or service is not intended to state or imply that only that IBM product, program, or service may be used. Any functionally equivalent product, program, or service that does not infringe any IBM intellectual property right may be used instead. However, it is the user's responsibility to evaluate and verify the operation of any non-IBM product, program, or service.

IBM may have patents or pending patent applications covering subject matter described in this document. The furnishing of this document does not grant you any license to these patents. You can send license inquiries, in writing, to:
IBM Director of Licensing, IBM Corporation, North Castle Drive, Armonk, NY 10504-1785 U.S.A.

The following paragraph does not apply to the United Kingdom or any other country where such provisions are inconsistent with local law: INTERNATIONAL BUSINESS MACHINES CORPORATION PROVIDES THIS PUBLICATION "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Some states do not allow disclaimer of express or implied warranties in certain transactions, therefore, this statement may not apply to you.

This information could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the publication. IBM may make improvements and/or changes in the product(s) and/or the program(s) described in this publication at any time without notice.

Any references in this information to non-IBM websites are provided for convenience only and do not in any manner serve as an endorsement of those websites. The materials at those websites are not part of the materials for this IBM product and use of those websites is at your own risk.

IBM may use or distribute any of the information you supply in any way it believes appropriate without incurring any obligation to you.

Any performance data contained herein was determined in a controlled environment. Therefore, the results obtained in other operating environments may vary significantly. Some measurements may have been made on development-level systems and there is no guarantee that these measurements will be the same on generally available systems. Furthermore, some measurements may have been estimated through extrapolation. Actual results may vary. Users of this document should verify the applicable data for their specific environment.

Information concerning non-IBM products was obtained from the suppliers of those products, their published announcements or other publicly available sources. IBM has not tested those products and cannot confirm the accuracy of performance, compatibility or any other claims related to non-IBM products. Questions on the capabilities of non-IBM products should be addressed to the suppliers of those products.

This information contains examples of data and reports used in daily business operations. To illustrate them as completely as possible, the examples include the names of individuals, companies, brands, and products. All of these names are fictitious and any similarity to the names and addresses used by an actual business enterprise is entirely coincidental.

COPYRIGHT LICENSE:

This information contains sample application programs in source language, which illustrate programming techniques on various operating platforms. You may copy, modify, and distribute these sample programs in any form without payment to IBM, for the purposes of developing, using, marketing or distributing application programs conforming to the application programming interface for the operating platform for which the sample programs are written. These examples have not been thoroughly tested under all conditions. IBM, therefore, cannot guarantee or imply reliability, serviceability, or function of these programs.
Trademarks

IBM, the IBM logo, and ibm.com are trademarks or registered trademarks of International Business Machines Corporation in the United States, other countries, or both. These and other IBM trademarked terms are marked on their first occurrence in this information with the appropriate symbol (® or ™), indicating US registered or common law trademarks owned by IBM at the time this information was published. Such trademarks may also be registered or common law trademarks in other countries. A current list of IBM trademarks is available on the Web at http://www.ibm.com/legal/copytrade.shtml

The following terms are trademarks of the International Business Machines Corporation in the United States, other countries, or both:

AIX®  POWER®  PowerVM®
DS8000®  POWER Hypervisor™  Real-time Compression™
Easy Tier®  Power Systems™  Redbooks®
EnergyScale™  POWER7®  Redpaper™
FlashSystem™  POWER7+™  Redbooks (logo) ®
Global Technology Services®  POWER8®  RS/6000®
IBM®  PowerHA®  Storwize®
IBM FlashSystem®  PowerLinux™  System Storage®
IBM z Systems™  PowerPC®  XIV®

The following terms are trademarks of other companies:

C3, and Phyteland device are trademarks or registered trademarks of Phytel, Inc., an IBM Company.

Linux is a trademark of Linus Torvalds in the United States, other countries, or both.

Java, and all Java-based trademarks and logos are trademarks or registered trademarks of Oracle and/or its affiliates.

UNIX is a registered trademark of The Open Group in the United States and other countries.

Other company, product, or service names may be trademarks or service marks of others.
Find and read thousands of IBM Redbooks publications

- Search, bookmark, save and organize favorites
- Get up-to-the-minute Redbooks news and announcements
- Link to the latest Redbooks blogs and videos

Get the latest version of the Redbooks Mobile App

Promote your business in an IBM Redbooks publication

Place a Sponsorship Promotion in an IBM Redbooks' publication, featuring your business or solution with a link to your web site.

Qualified IBM Business Partners may place a full page promotion in the most popular Redbooks publications. Imagine the power of being seen by users who download millions of Redbooks publications each year!
THIS PAGE INTENTIONALLY LEFT BLANK
Preface

This IBM® Redpaper™ publication is a comprehensive guide that covers the IBM Power Systems™ S812LC (8348-21C) servers that use the latest IBM POWER8® processor technology and supports the Linux operating system (OS). The objective of this paper is to introduce the major innovative Power S812LC offerings and their relevant functions:

- Powerful POWER8 processors that offer 3.32 GHz or 2.92 GHz performance with eight or ten fully activated cores
- Superior throughput and performance for high-value Linux workloads, such as Linux, Apache, MariaDB, and PHP (LAMP), Hadoop, Spark, or industry applications
- Low acquisition cost through system optimization (industry-standard memory, limited configurations, limited I/O and expansion, and industry-standard warranty)
- Up to 84 TB of internal storage
- More choices through open interfaces with tightly coupled FPGAs, and coherent, tightly coupled accelerators (CAPI) when available
- Improved reliability, serviceability, and availability (RAS) functions
- IBM EnergyScale™ technology provides features such as power trending, power-saving, capping of power, and thermal measurement

This publication is for professionals who want to acquire a better understanding of IBM Power Systems products. The intended audience includes the following roles:

- Clients
- Sales and marketing professionals
- Technical support professionals
- IBM Business Partners
- Independent software vendors

This paper expands the current set of IBM Power Systems documentation by providing a desktop reference that offers a detailed technical description of the Power S812LC computing server.

This paper does not replace the latest marketing materials and configuration tools. It is intended as an additional source of information that, together with existing sources, can be used to enhance your knowledge of IBM server solutions.
Authors

This paper was produced by a team of specialists from around the world working at the International Technical Support Organization, Austin Center.

Alexandre Caldeira is a Certified IT Specialist and is a member of the Power Systems Product Management team for IBM Brazil. He holds a degree in computer science from the Universidade Estadual Paulista (UNESP) and an MBA in marketing. His major areas of focus are competition, sales, and technical sales support. Alexandre has more than 15 years of experience working on IBM Systems & Technology Group Solutions and worked also as an IBM Business Partner on Power Systems hardware, IBM AIX®, and IBM PowerVM® virtualization products.

Marc-Eric Kahle is a AIX Software specialist at the IBM Global Technology Services® in Ehningen, Germany. He worked as a Power Systems Hardware Support specialist in the IBM RS/6000®, Power Systems, and AIX fields since 1993. He has worked at IBM Germany since 1987. His areas of expertise include Power Systems hardware, and he is an AIX certified specialist. He participated in the development of eight other IBM Redbooks® publications.

Gerard Saverimuthu is a Consulting IT Specialist with the Systems-Hardware group in IBM Singapore. He has more than 11 years of experience in infrastructure design and systems consulting. He has worked for IBM Australia for four years, and was an IBM Business Partner earlier in his career. His major areas of expertise are pre-sales consulting for mid-range and enterprise clients. He is an IBM Certified Consulting IT Specialist, and IBM Certified Cloud Computing Infrastructure Architect. He holds a masters degree from Nanyang Technological.

K. C. Vearner is an AIX Technical Specialist in Austin, Texas, and has more than 15 years of experience in AIX on Power Systems. K.C. holds a Bachelor of Science degree in computer science from Park University, Parkville, Missouri. He is a Certified AIX Technical Expert and his area of expertise includes AIX system performance.

The project that produced this publication was managed by:

Scott Vetter
Executive Project Manager, PMP

Thanks to the following people for their contributions to this project:


Now you can become a published author, too!

Here’s an opportunity to spotlight your skills, grow your career, and become a published author—all at the same time! Join an ITSO residency project and help write a book in your area of expertise, while honing your experience using leading-edge technologies. Your efforts will help to increase product acceptance and customer satisfaction, as you expand your network of technical contacts and relationships. Residencies run from two to six weeks in length, and you can participate either in person or as a remote resident working from your home base.
Find out more about the residency program, browse the residency index, and apply online at:
ibm.com/redbooks/residencies.html

Comments welcome

Your comments are important to us!
We want our papers to be as helpful as possible. Send us your comments about this paper or other IBM Redbooks publications in one of the following ways:

- Use the online Contact us review Redbooks form found at:
  ibm.com/redbooks
- Send your comments in an email to:
  redbooks@us.ibm.com
- Mail your comments to:
  IBM Corporation, International Technical Support Organization
  Dept. HYTD Mail Station P099
  2455 South Road
  Poughkeepsie, NY 12601-5400

Stay connected to IBM Redbooks

- Find us on Facebook:
  http://www.facebook.com/IBMRedbooks
- Follow us on Twitter:
  http://twitter.com/ibmredbooks
- Look for us on LinkedIn:
  http://www.linkedin.com/groups?home=&gid=2130806
- Explore new Redbooks publications, residencies, and workshops with the IBM Redbooks weekly newsletter:
- Stay current on recent Redbooks publications with RSS Feeds:
  http://www.redbooks.ibm.com/rss.html
Chapter 1. Architecture and technical description

The IBM Power Systems S812LC server with POWER8 processors is optimized for data and Linux. It improves the management of Hadoop and Spark workloads, has a system that is optimized for efficiency and designed for big data, and delivers superior performance and throughput for high-value Linux workloads, such as industry applications, open source, and Linux, Apache, MariaDB, and PHP (LAMP).

By incorporating OpenPOWER foundation community innovations, the Power S812LC server has a low acquisition cost through system optimization (industry-standard memory, focused configurations, focused I/O and expansion, and industry-standard warranty), which makes it ideal for clients that want the advantages of running their applications on a platform that is designed and optimized for data and Linux. With its modular design, the Power S812LC server is simple to order and can scale from single racks to hundreds.

The Power S812LC server is designed to deliver superior performance and throughput for cloud and business-critical applications with the only open standards-based system that ensures system utilization to achieve superior cloud economics. By supporting KVM virtualization and OpenStack, the Power S812LC server delivers unprecedented performance, scalability, reliability, and manageability for demanding commercial workloads.

The following sections provide detailed information about the Power S812LC server models.
1.1 Power S812LC server

The Power S812LC server is designed to deliver superior performance and throughput for high-value Linux workloads, such as industry applications, big data, Hadoop, Spark, and LAMP workloads.

This Power S812LC server is ideal for clients that need more processing power while simultaneously increasing workload density and reducing data center floor space. It offers a modular design to scale from single racks to hundreds, with simplicity of ordering.

By incorporating OpenPOWER foundation community innovations, the Power S812LC server has a low acquisition cost through system optimization (industry-standard memory, focused configurations, focused I/O and expansion, and industry-standard warranty), which makes it ideal for clients that want the advantages of running their applications on a platform that is designed and optimized for data and Linux.

The Power S812LC server supports one POWER8 SCM processor socket offering 8-core 3.32 GHz or 10-core 2.92 GHz configurations in a 19-inch rack-mount 2U (EIA units) drawer configuration. All the cores are activated.

The server allows for up to 1024 GB of memory and up to 14 3.5-inch SFF SAS/SATA bays for disks, allowing for up to 84 TB of raw storage.

Figure 1-1 shows the front view of a Power S812LC server.

![Figure 1-1 Front view of the Power S812LC](image)

1.2 Server features

The server chassis of the Power S812LC server contains one processor module. Each POWER8 processor module is either 8-core or 10-core and has a 64-bit architecture, up to 512 KB of L2 cache per core, and up to 8 MB of L3 cache per core. Processor options are 8-core POWER8 3.32 GHz (#EP0A) or 10-core POWER8 2.92 GHz (#EP0B).

The Power S812LC server provides 32 industry-standard DIMM memory slots. Memory features that are supported are 4 GB (#EM5A), 8 GB (#EM5B), 16 GB (#EM5C), and 32 GB (#EM5D), allowing for a maximum system memory of 1024 GB.
The physical locations of the main server components are shown in Figure 1-2.

![Figure 1-2 Location of server’s main components](image)

1.2.1 Power S812LC server features

This summary describes the standard features of the Power S812LC model 8348-21C server:

- Rack-mount (2U) chassis
- One processor module:
  - 8-core 3.32 GHz processor module
  - 10-core 2.92 GHz processor module
- Up to 1024 GB of 1333 MHz DDR3 error-correcting code (ECC) memory
- Fourteen SAS/SATA bays for HDDs and SSDs:
  - Twelve hot swappable 3.5-inch SAS/SATA bays in the front of the chassis with RAID support
  - Two 3.5-inch SAS/SATA bays in the rest of the chassis
- Option for one of the following SAS/SATA RAID controllers:
  - Internal SATA/SAS RAID 1 GB cache adapter with protected write cache
    Support for RAID 0, 1, 1E, 5, 6, 10, 50, and 60, and hybrid RAID 1 and 10
  - Internal SATA/SAS RAID adapter with unprotected write cache
    Support for RAID 0, 1, 1E, and 10
- Four PCIe Gen3 slots:
  - One PCIe x8 Gen3 Low Profile slot
  - One PCIe x16 Gen3 Low Profile slot
Integrated features:

- EnergyScale technology
- VGA port
- Integrated SAS controller for the rear storage bays
- One frontal USB 3.0 port for general usage
- Two rear USB 3.0 ports for general usage
- IPMI port with RJ45 connector
- Serial over LAN port

Two redundant power supplies

1.2.2 Minimum features

The minimum Power S812LC server initial order must include one processor module, eight memory modules (32 GB of memory through eight 4 GB memory DIMMs), one LAN adapter (PCIe2 LP 4-port 1 GbE), two power supplies and power cords, an OS indicator, a rack integration indicator, and a Language Group Specify.

Linux is the supported OS.

The server supports both bare metal and KVM modes of operation.

1.3 Operating system support

The Power S812LC (8348-21C) server supports Linux, which provides a UNIX like implementation across many computer architectures.

For more information about the software that is available on IBM Power Systems, see the Linux on IBM Power Systems website:


1.4 Linux operating system

The Linux operating system is an open source, cross-platform OS. It is supported on every Power Systems server IBM sells. Linux on Power Systems is the only Linux infrastructure that offers both scale-out and scale-up choices.

1.4.1 Ubuntu

Ubuntu Server 14.04.03 LTS for IBM POWER8 is supported on the Power S812LC (8348-21C) server as well as in a KVM VM.

For more information about Ubuntu Server for Ubuntu for POWER8, see the following website:

http://www.ubuntu.com/download/server/power8
### 1.4.2 Red Hat

Red Hat Enterprise Linux (ppc64le) Version 7.2-7.x is supported on the Power S812LC server as well as in a KVM VM.

For additional questions about this release and supported Power Systems servers, consult the Red Hat Hardware Catalog, found at the following website:

https://hardware.redhat.com

### 1.4.3 SUSE

SUSE Linux Enterprise Server 12 for IBM Power is supported in a KVM VM.

For more information on SUSE, see:

https://www.suse.com/partners/ihv/yes/

### 1.4.4 Additional information

For more information about the IBM PowerLinux™ Community, see the following website:

https://www.ibm.com/developerworks/group/tpl

For more information about the features and external devices that are supported by Linux, see the following website:


### 1.5 Operating environment

Table 1-1 lists the operating environment specifications for the Power S812LC servers.

<table>
<thead>
<tr>
<th>Description</th>
<th>Operating</th>
<th>Non-operating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature</td>
<td>Allowable: 10 - 35 degrees C³ (50 - 95 degrees F) Recommended: 18 - 27 degrees C (64 - 80 degrees F)</td>
<td>1°C - 60°C (34°F - 140F)</td>
</tr>
<tr>
<td>Relative humidity</td>
<td>20-80%</td>
<td>8-80%</td>
</tr>
<tr>
<td>Maximum dew point</td>
<td>21 degrees C (70 degrees F)</td>
<td>27 degrees C (80 degrees F)</td>
</tr>
<tr>
<td>Operating voltage</td>
<td>100-127 or 200 - 240 V AC</td>
<td>N/A</td>
</tr>
<tr>
<td>Operating frequency</td>
<td>47 - 63 Hz</td>
<td>N/A</td>
</tr>
<tr>
<td>Power consumption</td>
<td>900 watts maximum</td>
<td>N/A</td>
</tr>
<tr>
<td>Power source loading</td>
<td>0.918 kVA maximum</td>
<td>N/A</td>
</tr>
<tr>
<td>Thermal output</td>
<td>3072 BTU/hour maximum</td>
<td>N/A</td>
</tr>
</tbody>
</table>
Table 1-2 shows the physical dimensions of the Power S812LC chassis. The servers are available only in a rack-mounted form factor and take 2U (2 EIA units) of rack space.

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Power S812LC server</th>
</tr>
</thead>
<tbody>
<tr>
<td>Width</td>
<td>449 mm (17.7 in.)</td>
</tr>
<tr>
<td>Depth</td>
<td>766 mm (30.2 in.)</td>
</tr>
<tr>
<td>Height</td>
<td>87 mm (3.45 in.)</td>
</tr>
<tr>
<td>Weight (maximum configuration)</td>
<td>27.7 kg (61 lbs.)</td>
</tr>
</tbody>
</table>

1.7 System architecture

This section describes the overall system architecture for the Power S812LC server. The bandwidths that are provided throughout the section are theoretical maximums that are used for reference.

The speeds that are shown are at an individual component level. Multiple components and application implementation are key to achieving the preferred performance. Always do the performance sizing at the application workload environment level and evaluate performance by using real-world performance measurements and production workloads.

The Power S812LC server is a one-socket system. The socket is attached to four buffer chips for the L4 cache, and each buffer chip is connected to four industry-standard memory DIMMs. The server has a maximum capacity of 32 memory DIMMs, which allows for up to 1024 GB of memory.
The servers have a total of four PCIe Gen3 slots with one slot supporting PCIe Gen3 x16 adapters and three slots supporting PCIe Gen3 x8 adapters.

Rear disk bays support up to two SATA HDD/SSD devices. Front disk bays support up to 12 SATA HDD/SSD devices. If front disks are installed, the server must have a PCIe SATA RAID adapter installed (either feature codes #EC3S or #EC3Y) on PCIe slot 4. Rear disks can either be managed by a SATA Mezzanine Card (#EC3Q) or by the PCIe SATA RAID adapter, when present.

The server also supports the following components:

- Two USB 3.0 rear ports
- One USB 3.0 front port
- One USB 1.1 rear port for firmware upgrades only
- One 10/100 Mbps Ethernet IPMI management port
- One VGA port
- One serial port
Figure 1-3 shows the logical system diagram for the Power S812LC server.
1.8 The IBM POWER8 processor

This section introduces the latest processor in the IBM Power Systems product family and describes its main characteristics and features in general.

1.8.1 POWER8 processor overview

The POWER8 processor is manufactured by using the IBM 22 nm Silicon-On-Insulator (SOI) technology. Each chip is 649 mm² and contains 4.2 billion transistors. As shown in Figure 1-4, the chip contains up to 12 cores, two memory controllers, Peripheral Component Interconnect Express (PCIe) Gen3 I/O controllers, and an interconnection system that connects all components within the chip. Each core has 512 KB of L2 cache, and all cores share 96 MB of L3 embedded DRAM (eDRAM). The interconnect also extends through module and system board technology to other POWER8 processors in addition to DDR3 memory and various I/O devices.

POWER8 processor-based systems use memory buffer chips to interface between the POWER8 processor and DDR3 or DDR4 memory.¹ Each buffer chip also includes an L4 cache to reduce the latency of local memory accesses.

¹ At the time of writing, the available POWER8 processor-based systems use DDR3 memory.
The POWER8 processor is for system offerings from single-socket servers to multi-socket enterprise servers. It incorporates a triple-scope broadcast coherence protocol over local and global SMP links to provide superior scaling attributes. Multiple-scope coherence protocols reduce the amount of SMP link bandwidth that is required by attempting operations on a limited scope (single chip or multi-chip group) when possible. If the operation cannot complete coherently, the operation is reissued by using a larger scope to complete the operation.

Here are additional features that can augment performance of the POWER8 processor:

- Support for DDR3 and DDR4 memory through memory buffer chips that offload the memory support from the POWER8 memory controller.
- An L4 cache within the memory buffer chip that reduces the memory latency for local access to memory behind the buffer chip; the operation of the L4 cache is not apparent to applications running on the POWER8 processor. Up to 128 MB of L4 cache can be available for each POWER8 processor.
- Hardware transactional memory.
- On-chip accelerators, including on-chip encryption, compression, and random number generation accelerators.
- Coherent Accelerator Processor Interface (CAPI), which allow accelerators that are plugged into a PCIe slot to access the processor bus by using a low latency, high-speed protocol interface.
- Adaptive power management.

Table 1-3 summarizes the technology characteristics of the POWER8 processor.

<table>
<thead>
<tr>
<th>Technology</th>
<th>POWER8 processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die size</td>
<td>649 mm²</td>
</tr>
<tr>
<td>Fabrication technology</td>
<td></td>
</tr>
<tr>
<td></td>
<td>▶ 22 nm lithography</td>
</tr>
<tr>
<td></td>
<td>▶ Copper interconnect</td>
</tr>
<tr>
<td></td>
<td>▶ SOI</td>
</tr>
<tr>
<td></td>
<td>▶ eDRAM</td>
</tr>
<tr>
<td>Maximum processor cores</td>
<td>6 or 12</td>
</tr>
<tr>
<td>Maximum execution threads core/chip</td>
<td>8/96</td>
</tr>
<tr>
<td>Maximum L2 cache core/chip</td>
<td>512 KB/6 MB</td>
</tr>
<tr>
<td>Maximum On-chip L3 cache core/chip</td>
<td>8 MB/96 MB</td>
</tr>
<tr>
<td>Maximum L4 cache per chip</td>
<td>128 MB</td>
</tr>
<tr>
<td>Maximum memory controllers</td>
<td>2</td>
</tr>
<tr>
<td>SMP design-point</td>
<td>16 sockets with IBM POWER8 processors</td>
</tr>
<tr>
<td>Compatibility</td>
<td>With prior generation of IBM POWER® processor</td>
</tr>
</tbody>
</table>
1.8.2 POWER8 processor core

The POWER8 processor core is a 64-bit implementation of the IBM Power Instruction Set Architecture (ISA) Version 2.07 and has the following features:

- Multi-threaded design, which can perform up to eight-way simultaneous multithreading (SMT)
- 32 KB, eight-way set-associative L1 instruction cache
- 64 KB, eight-way set-associative L1 data cache
- Enhanced prefetch, with instruction speculation awareness and data prefetch depth awareness
- Enhanced branch prediction, using both local and global prediction tables with a selector table to choose the best predictor
- Improved out-of-order execution
- Two symmetric fixed-point execution units
- Two symmetric load/store units and two load units, all four of which can also run simple fixed-point instructions
- An integrated, multi-pipeline vector-scalar floating point unit for running both scalar and SIMD-type instructions, including the Vector Multimedia eXtension (VMX) instruction set and the improved Vector Scalar eXtension (VSX) instruction set, which are capable of up to sixteen floating point operations per cycle (eight double precision or sixteen single precision)
- In-core Advanced Encryption Standard (AES) encryption capability
- Hardware data prefetching with 16 independent data streams and software control
- Hardware decimal floating point (DFP) capability.

For more information about Power ISA Version 2.07, see the following website:
https://www.power.org/wp-content/uploads/2013/05/PowerISA_V2.07_PUBLIC.pdf

Figure 1-5 shows a picture of the POWER8 core, with some of the functional units highlighted.
1.8.3 Simultaneous multithreading

POWER8 processor advancements in multi-core and multi-thread scaling are remarkable. A significant performance opportunity comes from parallelizing workloads to enable the full potential of the microprocessor and the large memory bandwidth. Application scaling is influenced by both multi-core and multi-thread technology.

SMT allows a single physical processor core to dispatch simultaneously instructions from more than one hardware thread context. With SMT, each POWER8 core can present eight hardware threads. Because there are multiple hardware threads per physical processor core, additional instructions can run at the same time. SMT is primarily beneficial in commercial environments where the speed of an individual transaction is not as critical as the total number of transactions that are performed. SMT typically increases the throughput of workloads with large or frequently changing working sets, such as database servers and web servers.

Table 1-4 shows a comparison between the different POWER processors options for the Power S812LC server and the number of threads that are supported by each SMT mode.

<table>
<thead>
<tr>
<th>Cores per system</th>
<th>SMT mode</th>
<th>Hardware threads per system</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>Single Thread (ST)</td>
<td>8</td>
</tr>
<tr>
<td>8</td>
<td>SMT2</td>
<td>16</td>
</tr>
<tr>
<td>8</td>
<td>SMT4</td>
<td>32</td>
</tr>
<tr>
<td>8</td>
<td>SMT8</td>
<td>64</td>
</tr>
<tr>
<td>10</td>
<td>Single Thread (ST)</td>
<td>10</td>
</tr>
<tr>
<td>10</td>
<td>SMT2</td>
<td>20</td>
</tr>
<tr>
<td>10</td>
<td>SMT4</td>
<td>40</td>
</tr>
<tr>
<td>10</td>
<td>SMT8</td>
<td>80</td>
</tr>
</tbody>
</table>

The architecture of the POWER8 processor, with its larger caches, larger cache bandwidth, and faster memory, allows threads to have faster access to memory resources, which translates to a more efficient usage of threads. So, POWER8 allows more threads per core to run concurrently, increasing the total throughput of the processor and of the system.

1.8.4 Memory access

On the Power S812LC server, each POWER8 module has two memory controllers, each connected to two memory channels. Each memory controller connects to a Memory Buffer Chip that is responsible for many functions that were previously on the memory controller, such as scheduling logic and energy management. The memory buffer also has 16 MB of L4 cache. Each memory buffer is connected to four industry-standard memory DIMMs.

Each memory channel can address up to 32 GB DIMMs. Therefore, the Power S812LC server can address up to 1 TB of total memory by having all of its 32 DIMMs slots populated with 32 GB DIMMs.
Figure 1-6 shows the POWER8 processor connected to four buffer chips and its DIMMs.

1.8.5 On-chip L3 cache innovation and Intelligent Cache

The POWER8 processor uses a breakthrough in material engineering and microprocessor fabrication to implement the L3 cache in eDRAM and place it on the processor die. L3 cache is critical to a balanced design, as is the ability to provide good signaling between the L3 cache and other elements of the hierarchy, such as the L2 cache or SMP interconnect.

The on-chip L3 cache is organized into separate areas with differing latency characteristics. Each processor core is associated with a fast 8 MB local region of L3 cache (FLR-L3), but also has access to other L3 cache regions as a shared L3 cache. Additionally, each core can negotiate to use the FLR-L3 cache that is associated with another core, depending on reference patterns. Data can also be cloned to be stored in more than one core’s FLR-L3 cache, again depending on reference patterns. This Intelligent Cache management enables the POWER8 processor to optimize the access to L3 cache lines and minimize overall cache latencies.
Figure 1-4 on page 9 show the on-chip L3 cache, and highlights the fast 8 MB L3 region that is closest to a processor core.

The innovation of using eDRAM on the POWER8 processor die is significant for several reasons:

- **Latency improvement**
  A six-to-one latency improvement occurs by moving the L3 cache on-chip compared to L3 accesses on an external (on-ceramic) Application Specific Integrated Circuit (ASIC).
- **Bandwidth improvement**
  A 2x bandwidth improvement occurs with on-chip interconnect. Frequency and bus sizes are increased to and from each core.
- **No off-chip driver or receivers**
  Removing drivers or receivers from the L3 access path lowers interface requirements, conserves energy, and lowers latency.
- **Small physical footprint**
  The performance of eDRAM when implemented on-chip is similar to conventional SRAM but requires far less physical space. IBM on-chip eDRAM uses only a third of the components that conventional SRAM uses, which has a minimum of six transistors to implement a 1-bit memory cell.
- **Low energy consumption**
  The on-chip eDRAM uses only 20% of the standby power of SRAM.

### 1.8.6 L4 cache and memory buffer

POWER8 processor-based systems introduce an additional level in memory hierarchy. The L4 cache is implemented together with the memory buffer in the system board. Each memory buffer contains 16 MB of L4 cache. On a Power S812LC server, you can have up to 64 MB of L4 cache by using all the four memory buffer chips.
Figure 1-7 shows a picture of the memory buffer, where you can see the 16 MB L4 cache and processor links and memory interfaces.

Table 1-5 shows a comparison of the different levels of cache in the IBM POWER7®, IBM POWER7+™, and POWER8 processors.

<table>
<thead>
<tr>
<th>Cache</th>
<th>POWER7</th>
<th>POWER7+</th>
<th>POWER8</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1 instruction cache:</td>
<td>32 KB, 4-way</td>
<td>32 KB, 4-way</td>
<td>32 KB, 8-way</td>
</tr>
<tr>
<td>Capacity/associativity</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L1 data cache:</td>
<td>32 KB, 8-way</td>
<td>32 KB, 8-way</td>
<td>64 KB, 8-way</td>
</tr>
<tr>
<td>Capacity/associativity</td>
<td>Two 16 B reads</td>
<td>Two 16 B reads</td>
<td>Four 16 B reads</td>
</tr>
<tr>
<td>bandwidth</td>
<td>or one 16 B</td>
<td>or one 16 B</td>
<td>or one 16 B</td>
</tr>
<tr>
<td></td>
<td>writes per</td>
<td>writes per</td>
<td>writes per</td>
</tr>
<tr>
<td></td>
<td>cycle</td>
<td>cycle</td>
<td>cycle</td>
</tr>
<tr>
<td>L2 cache:</td>
<td>256 KB, 8-way</td>
<td>256 KB, 8-way</td>
<td>512 KB, 8-way</td>
</tr>
<tr>
<td>Capacity/associativity</td>
<td>Private</td>
<td>Private</td>
<td>Private</td>
</tr>
<tr>
<td>bandwidth</td>
<td>32 B reads and</td>
<td>32 B reads and</td>
<td>64 B reads and</td>
</tr>
<tr>
<td></td>
<td>16 B writes</td>
<td>16 B writes</td>
<td>16 B writes</td>
</tr>
<tr>
<td></td>
<td>per cycle</td>
<td>per cycle</td>
<td>per cycle</td>
</tr>
<tr>
<td>L3 cache:</td>
<td>On-Chip</td>
<td>On-Chip</td>
<td>On-Chip</td>
</tr>
<tr>
<td>Capacity/associativity</td>
<td>4 MB/core, 8-way</td>
<td>10 MB/core, 8-way</td>
<td>8 MB/core, 8-way</td>
</tr>
<tr>
<td>bandwidth</td>
<td>16 B reads and</td>
<td>16 B reads and</td>
<td>32 B reads and</td>
</tr>
<tr>
<td></td>
<td>16 B writes</td>
<td>16 B writes</td>
<td>32 B writes</td>
</tr>
<tr>
<td></td>
<td>per cycle</td>
<td>per cycle</td>
<td>per cycle</td>
</tr>
<tr>
<td>L4 cache:</td>
<td>N/A</td>
<td>N/A</td>
<td>Off-Chip</td>
</tr>
<tr>
<td>Capacity/associativity</td>
<td></td>
<td></td>
<td>16 MB/buffer</td>
</tr>
<tr>
<td>bandwidth</td>
<td></td>
<td></td>
<td>chip, 16-way</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Up to 8 buffer</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>chips per</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>socket</td>
</tr>
</tbody>
</table>
1.8.7 Hardware transactional memory

Transactional memory is an alternative to lock-based synchronization. It attempts to simplify parallel programming by grouping read and write operations and running them as a single operation. Transactional memory is like database transactions where all shared memory accesses and their effects are either committed together or discarded as a group. All threads can enter the critical region simultaneously. If there are conflicts in accessing the shared memory data, threads try accessing the shared memory data again or are stopped without updating the shared memory data. Therefore, transactional memory is also called a lock-free synchronization. Transactional memory can be a competitive alternative to lock-based synchronization.

Transactional memory provides a programming model that makes parallel programming easier. A programmer delimits regions of code that access shared data and the hardware runs these regions atomically and in isolation, buffering the results of individual instructions, and trying execution again if isolation is violated. Generally, transactional memory allows programs to use a programming style that is close to coarse-grained locking to achieve performance that is close to fine-grained locking.

Most implementations of transactional memory are based on software. The POWER8 processor-based systems provide a hardware-based implementation of transactional memory that is more efficient than the software implementations and requires no interaction with the processor core, which allows the system to operate in maximum performance.

1.8.8 Coherent Accelerator Processor Interface

The CAPI defines a coherent accelerator interface structure for attaching special processing devices to the POWER8 processor bus.

Note: See 1.14.4, “InfiniBand host channel adapter” on page 28 for the first CAPI enabled adapters on this system.

The CAPI can attach accelerators that have coherent shared memory access with the processors in the server and share full virtual address translation with these processors by using a standard PCIe Gen3 bus.

Applications can have customized functions in Field Programmable Gate Arrays (FPGAs) and enqueue work requests directly in shared memory queues to the FPGA, and by using the same effective addresses (pointers) it uses for any of its threads running on a host processor. From a practical perspective, CAPI allows a specialized hardware accelerator to be seen as an additional processor in the system, with access to the main system memory, and coherent communication with other processors in the system.

The benefits of using CAPI include the ability to access shared memory blocks directly from the accelerator, perform memory transfers directly between the accelerator and processor cache, and reduce the code path length between the adapter and the processors. These benefits are possible because the adapter is not operating as a traditional I/O device, and there is no device driver layer to perform processing. It also presents a simpler programming model.
Figure 1-8 shows a high-level view of how an accelerator communicates with the POWER8 processor through CAPI. The POWER8 processor provides a Coherent Attached Processor Proxy (CAPP), which is responsible for extending the coherence in the processor communications to an external device. The coherency protocol is tunneled over standard PCIe Gen3, effectively making the accelerator part of the coherency domain.

![CAPI accelerator that is attached to the POWER8 processor](image)

The accelerator adapter implements the Power Service Layer (PSL), which provides address translation and system memory cache for the accelerator functions. The custom processors on the system board, consisting of an FPGA or an ASIC, use this layer to access shared memory regions and cache areas as though they were a processor in the system. This ability enhances the performance of the data access for the device and simplifies the programming effort to use the device. Instead of treating the hardware accelerator as an I/O device, it is treated as a processor, which eliminates the requirement of a device driver to perform communication and the need for Direct Memory Access that requires system calls to the operating system (OS) kernel. By removing these layers, the data transfer operation requires much fewer clock cycles in the processor, improving the I/O performance.

The implementation of CAPI on the POWER8 processor allows hardware companies to develop solutions for specific application demands and use the performance of the POWER8 processor for general applications and the custom acceleration of specific functions by using a hardware accelerator, with a simplified programming model and efficient communication with the processor and memory resources.

For a list of available CAPI adapters, see 1.14.5, “CAPI adapters” on page 28.

1.9 Memory subsystem

The Power S812LC server is a one-socket system that supports POWER8 SCM processor modules. The server supports a maximum of 32 DDR3 DIMMs slots directly in the DIMMs slots on the system board.

Memory features equate to one memory DIMM. Memory feature codes that are supported are 4 GB, 8 GB, 16 GB, and 32 GB, and run at speeds of 1333 MHz or 1066MHz, allowing for a maximum system memory of 1024 GB.
1.9.1 Memory buffer chips

Memory buffer chips can connect to up to four industry-standard DRAM memory DIMMs and include a set of components that allow for higher bandwidth and lower latency communications:

- Memory Scheduler
- Memory Management (RAS Decisions & Energy Management)
- Buffer Cache

By adopting this architecture, several decisions and processes regarding memory optimizations are run outside the processor, saving bandwidth and allowing for faster processor to memory communications. It also allows for more robust reliability, availability, and serviceability (RAS). For more information about RAS, see Chapter 3, “Reliability, availability, and serviceability” on page 45.

A detailed diagram of the memory buffer chip that is available for the Power S812LC server and its location on the server are shown in Figure 1-9.

The buffer cache is a L4 cache and is built on eDRAM technology (same as the L3 cache), which has lower latency than regular SRAM. Each buffer chip on the system board has 16 MB of L4 cache, and a fully populated Power S812LC server has 64 MB of L4 cache. The L4 cache performs several functions that have a direct impact on performance and provides a series of benefits for the Power S812LC server:

- Reduces energy consumption by reducing the number of memory requests.
- Increases memory write performance by acting as a cache and by grouping several random writes into larger transactions.
- Partial write operations that target the same cache block are “gathered” within the L4 cache before they are written to memory, becoming a single write operation.
- Reduces latency on memory access. Memory access for cached blocks has up to 55% lower latency than non-cached blocks.
1.9.2 Memory placement rules

The following memory feature codes are orderable:

- 4 GB DDR3 DIMM Memory (#EM5A)
- 8 GB DDR3 DIMM Memory (#EM5E)
- 16 GB DDR3 DIMM Memory (#EM5C)
- 32 GB DDR3 DIMM Memory (#EM5D)

The supported maximum memory is 1024 GB by installing a quantity of 32 #EM5D.

For the Power S812LC server, the following rules apply to memory:

- Each feature code equates to a single memory DIMM.
- A minimum of eight memory features is required.
- Base memory is 32 GB with eight 4 GB DDR3 DIMM memory (#EM5A).
- Memory features cannot be mixed.
- Valid quantities for memory features are 8, 16, and 32.

Memory upgrades must be of the same capacity as the initial memory. Account for any plans for future memory upgrades when you decide which memory feature size to use at the time of the initial system order. Table 1-6 shows the number of features codes that are needed for each possible memory capacity.

Table 1-6 Number of memory feature codes required to achieve memory capacity

<table>
<thead>
<tr>
<th>Memory features</th>
<th>32 GB</th>
<th>64 GB</th>
<th>128 GB</th>
<th>256 GB</th>
<th>512 GB</th>
<th>1024 GB</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 GB (#EM5A)</td>
<td>8</td>
<td>16</td>
<td>32</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8 GB (#EM5E)</td>
<td></td>
<td>16</td>
<td>32</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16 GB (#EM5C)</td>
<td></td>
<td></td>
<td>16</td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32 GB (#EM5D)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>16</td>
<td>32</td>
</tr>
</tbody>
</table>

Here are the basic rules for memory placement:

- Valid quantities for memory features are 8, 16, and 32.
- All memory features on the server must be of the same capacity.

The required approach is to install memory evenly across all processors in the system. Balancing memory across the installed processors allows memory access in a consistent manner and typically results in the best possible performance for your configuration. Account for any plans for future memory upgrades when you decide which memory feature size to use at the time of the initial system order.
Memory DIMM slots are identified by a color code to ease identification and placement. Figure 1-10 shows the three colors that are used on a Power S812LC server: black, ivory, and blue.

![Example of memory DIMM slots color coding](image)

Figure 1-10  Example of memory DIMM slots color coding

Figure 1-11 on page 21 shows the memory slots location codes and the plugging order for memory DIMMs as follows:

- The first eight memory DIMMs set is identical and installed into memory slots C3®, C5, C11, C13, C19, C21, C31, and C33.
- The second eight memory DIMM set is identical and installed into memory slots C6, C8, C14, C16, C22, C24, C28, and C30.
- The third and fourth eight memory DIMM set are installed into the remaining memory slots.
1.9.3 Memory bandwidth

The POWER8 processor has exceptional cache, memory, and interconnect bandwidths.

Table 1-7 shows the maximum bandwidth estimates for a single core on the Power S812LC server.

<table>
<thead>
<tr>
<th>Single core</th>
<th>Power S812LC server 2.92 GHz</th>
<th>Power S812LC server 3.32 GHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1 (data) cache</td>
<td>140.16 GBps</td>
<td>159.36 GBps</td>
</tr>
<tr>
<td>L2 cache</td>
<td>140.16 GBps</td>
<td>159.36 GBps</td>
</tr>
<tr>
<td>L3 cache</td>
<td>186.88 GBps</td>
<td>212.48 GBps</td>
</tr>
</tbody>
</table>

The bandwidth figures for the caches are calculated as follows:

- **L1 cache**: In one clock cycle, two 16-byte load operations and one 16-byte store operation can be accomplished. The value varies depending on the clock of the core, and the formula is as follows:
  - 2.92 GHz Core: \((2 \times 16 \text{ B} + 1 \times 16 \text{ B}) \times 2.92 \text{ GHz} = 140.16 \text{ GBps}\)
  - 3.32 GHz Core: \((2 \times 16 \text{ B} + 1 \times 16 \text{ B}) \times 3.32 \text{ GHz} = 159.36 \text{ GBps}\)
L2 cache: In one clock cycle, one 32-byte load operation and one 16-byte store operation can be accomplished. The value varies depending on the clock of the core, and the formula is as follows:

- 2.92 GHz Core: \((1 \times 32 \text{ B} + 1 \times 16 \text{ B}) \times 2.92 \text{ GHz} = 140.16 \text{ GBps}\)
- 3.32 GHz Core: \((1 \times 32 \text{ B} + 1 \times 16 \text{ B}) \times 3.32 \text{ GHz} = 159.36 \text{ GBps}\)

L3 cache: One 32-byte load operation and one 32-byte store operation can be accomplished at half-clock speed, and the formula is as follows:

- 2.92 GHz Core: \((1 \times 32 \text{ B} + 1 \times 32 \text{ B}) \times 2.92 \text{ GHz} = 186.88 \text{ GBps}\)
- 3.32 GHz Core: \((1 \times 32 \text{ B} + 1 \times 32 \text{ B}) \times 3.32 \text{ GHz} = 212.48 \text{ GBps}\)

The memory bandwidth on the Power S812LC server depends on how many memory DIMMs are installed and its capacity. For peak bandwidth, use at least 16 memory DIMMs. Memory DIMM speed might vary 1,333 MHz - 1,066 MHz depending on the installed DIMM. For the largest system memory configuration (1 TB), the peak memory bandwidth is slightly lower, but for many applications, the larger amount of memory might be more significant than this bandwidth reduction.

Table 1-8 shows the possible memory combinations and the peak memory bandwidth.

<table>
<thead>
<tr>
<th>Memory features</th>
<th>Installed DIMMs</th>
<th>Total installed memory (GB)</th>
<th>DIMM speed (MHz)</th>
<th>Peak memory bandwidth’</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 GB (#EM5A)</td>
<td>8</td>
<td>32</td>
<td>1333</td>
<td>85.3 GBps</td>
</tr>
<tr>
<td>4 GB (#EM5A)</td>
<td>16</td>
<td>64</td>
<td>1333</td>
<td>170.6 GBps</td>
</tr>
<tr>
<td>4 GB (#EM5A)</td>
<td>32</td>
<td>128</td>
<td>1333</td>
<td>170.6 GBps</td>
</tr>
<tr>
<td>8 GB (#EM5E)</td>
<td>16</td>
<td>128</td>
<td>1333</td>
<td>170.6 GBps</td>
</tr>
<tr>
<td>8 GB (#EM5E)</td>
<td>32</td>
<td>256</td>
<td>1333</td>
<td>170.6 GBps</td>
</tr>
<tr>
<td>16 GB (#EM5C)</td>
<td>16</td>
<td>256</td>
<td>1333</td>
<td>170.6 GBps</td>
</tr>
<tr>
<td>16 GB (#EM5C)</td>
<td>32</td>
<td>512</td>
<td>1333</td>
<td>170.6 GBps</td>
</tr>
<tr>
<td>32 GB (#EM5D)</td>
<td>16</td>
<td>512</td>
<td>1066</td>
<td>170.6 GBps</td>
</tr>
<tr>
<td>32 GB (#EM5D)</td>
<td>32</td>
<td>1,024</td>
<td>1066</td>
<td>136.4 GBps</td>
</tr>
</tbody>
</table>

For the entire Power S812LC server, the overall bandwidths are shown in Table 1-9.

<table>
<thead>
<tr>
<th>Total bandwidths</th>
<th>Power 812LC server</th>
<th>Power S812LC server</th>
</tr>
</thead>
<tbody>
<tr>
<td>10 cores @ 2.92 GHz</td>
<td>1,402 GBps</td>
<td>1,275 GBps</td>
</tr>
<tr>
<td>L1 (data) cache</td>
<td>1,402 GBps</td>
<td>1,275 GBps</td>
</tr>
<tr>
<td>L2 cache</td>
<td>1,402 GBps</td>
<td>1,275 GBps</td>
</tr>
<tr>
<td>L3 cache</td>
<td>1,869 GBps</td>
<td>1,700 GBps</td>
</tr>
<tr>
<td>Memory DMI channels</td>
<td>115 GBps</td>
<td>115 GBps</td>
</tr>
<tr>
<td>PCIe interconnect</td>
<td>128 GBps</td>
<td>128 GBps</td>
</tr>
</tbody>
</table>
Memory DMI Channels: Each POWER8 processor has four memory channels running at 9.6 GBps, which can write 2 bytes and read 1 byte at a time. The bandwidth formula is calculated as follows:

\[ 4 \text{ channels} \times 9.6 \text{ GBps} \times 3 \text{ bytes} = 115 \text{ GBps per processor module} \]

PCIe Interconnect: Each POWER8 processor has 32 PCIe lanes running at 8 Gbps full-duplex. The bandwidth formula is calculated as follows:

\[ 32 \text{ lanes} \times 8 \text{ Gbps} \times 2 = 64 \text{ GBps} \]

1.10 System bus

This section provides more information about the internal buses.

The Power S812LC servers have internal I/O connectivity through Peripheral Component Interconnect Express Gen3 (PCI Express Gen3 or PCIe Gen3) slots.

The internal I/O subsystem on the systems is connected to the PCIe Controllers on a POWER8 processor in the server. The POWER8 processor has a bus that has 32 PCIe lanes running at 9.6 Gbps full-duplex and provides 64 GBps of I/O connectivity to the PCIe slots, SAS internal adapters, and USB ports.

Some PCIe devices are connected directly to the PCIe Gen3 buses on the processors, and other devices are connected to these buses through PCIe Gen3 Switches. The PCIe Gen3 Switches are high-speed devices (512 GBps - 768 GBps each) that allow for the optimal usage of the processors PCIe Gen3 buses by grouping slower x8 or x4 devices that might plug into a x8 slot and not use its full bandwidth. For more information about which slots are connected directly to the processor and which ones are attached to PCIe Gen3 Switches (referred as PLX), see 1.8, “The IBM POWER8 processor” on page 9.
A diagram showing the Power S812LC buses and logical architecture is shown in Figure 1-12.

![Power S812LC buses and logical architecture](image)

Each processor has 32 PCIs lanes split into three channels: two channels of PCIe Gen3 x8 and one channel of PCIe Gen 3 x16.

The PCIe Gen3 x16 channels are connected to the PCIe slots, which can support high-performance adapters such as InfiniBand.

Table 1-10 lists the total I/O bandwidth of a Power S812LC server.

<table>
<thead>
<tr>
<th>I/O</th>
<th>I/O bandwidth (maximum theoretical)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total I/O bandwidth</td>
<td>- 32 GBps simplex</td>
</tr>
<tr>
<td></td>
<td>- 64 GBps duplex</td>
</tr>
</tbody>
</table>
For the PCIe Interconnect, each POWER8 processor has 32 PCIe lanes running at 9.6 Gbps full-duplex. The bandwidth formula is calculated as follows:

\[
32 \text{ lanes} \times 9.6 \text{ Gbps} \times 2 = 128 \text{ GBps}
\]

### 1.11 Internal I/O subsystem

The internal I/O subsystem is on the system board, which supports PCIe slots. PCIe adapters on the Power S812LC server are not hot-pluggable.

### 1.12 Slot configuration

The Power S812LC server has four PCIe Gen3 low-profile (LP) slots. Figure 1-13 is a diagram of the view of the PCIe slots for the Power S812LC server.

#### Table 1-11 Power S812LC PCIe slot properties

<table>
<thead>
<tr>
<th>Slot</th>
<th>Description</th>
<th>Card size</th>
<th>CAPI capable</th>
<th>Power limit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slot 1</td>
<td>PCIe Gen3 x8</td>
<td>Half length</td>
<td>No</td>
<td>25W</td>
</tr>
<tr>
<td>Slot 2b</td>
<td>PCIe Gen3 x8</td>
<td>Full length</td>
<td>No</td>
<td>25W</td>
</tr>
<tr>
<td>Slot 3</td>
<td>PCIe Gen3 x16</td>
<td>Full length</td>
<td>Yes</td>
<td>75W</td>
</tr>
</tbody>
</table>
PCIe slots are not hot-pluggable, and scheduled downtime is required to add or remove safely a PCIe adapter. Blind-swap cassettes are not used. Only LP adapters can be placed in LP slots. An x8 adapter can be placed in an x16 slot, but an x16 adapter cannot be placed in an x8 slot.

### 1.13 System ports

The system board has one 1Gb Ethernet port, one Intelligent Platform Management Interface (IPMI) port, and a VGA port, as shown in Figure 1-13 on page 25.

The integrated system ports are supported for modem and asynchronous terminal connections with Linux. Any other application that uses serial ports requires a serial port adapter to be installed in a PCI slot. The integrated system ports do not support IBM PowerHA® configurations. The VGA port does not support cable lengths that exceed 3 m.

### 1.14 PCI adapters

This section covers the various types and functions of the PCI adapters that are supported by the Power S812LC servers.

#### 1.14.1 Peripheral Component Interconnect Express

Peripheral Component Interconnect Express (PCIe) uses a serial interface and allows for point-to-point interconnections between devices (by using a directly wired interface between these connection points). A single PCIe serial link is a dual-simplex connection that uses two pairs of wires, one pair for transmission and one pair for receiving, and can transmit only 1 bit per cycle. These two pairs of wires are called a lane. A PCIe link can consist of multiple lanes. In these configurations, the connection is labeled as x1, x2, x8, x12, x16, or x32, where the number is effectively the number of lanes.

The PCIe interfaces that are supported on this server are PCIe Gen3, which are capable of 16 GBps simplex (32 GBps duplex) on a single x16 interface. PCIe Gen3 slots also support previous generation (Gen2 and Gen1) adapters, which operate at lower speeds, according to the following rules:

- Place x1, x4, x8, and x16 speed adapters in the same size connector slots first, before mixing adapter speeds with connector slot sizes.
- Adapters with lower speeds are allowed in larger sized PCIe connectors, but larger speed adapters are not compatible in smaller connector sizes (that is, a x16 adapter cannot go in an x8 PCIe slot connector).

PCIe adapters use a different type of slot than PCI adapters. If you attempt to force an adapter into the wrong type of slot, you might damage the adapter or the slot.
POWER8 processor-based servers can support two different form factors of PCIe adapters:

- PCIe low profile (LP) cards, which are used with the Power S812LC PCIe slots.
- PCIe full height and full high cards are designed for the 4 EIA scale-out servers, such as the Power S824L server.

Before adding or rearranging adapters, use the System Planning Tool to validate the new adapter configuration. For more information, see the System Planning Tool website:

http://www.ibm.com/systems/support/tools/systemplanningtool/

If you are installing a new feature, ensure that you have the software that is required to support the new feature and determine whether there are any existing update prerequisites to install. To obtain this information, use the IBM prerequisite website:

https://www-912.ibm.com/e_dir/eServerPreReq.nsf

The following sections describe the supported adapters and provide tables of orderable feature code numbers.

### 1.14.2 LAN adapters

To connect the Power S812LC servers to a local area network (LAN), you can use the LAN adapters that are supported in the PCIe slots of the system unit. Table 1-12 lists the supported local area network (LAN) adapters for the Power S812LC servers.

<table>
<thead>
<tr>
<th>Feature code</th>
<th>CCIN</th>
<th>Description</th>
<th>Max</th>
<th>OS support</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL4M</td>
<td>PCIe2 x4 LP 4-port 1GbE Adapter</td>
<td>3</td>
<td>Linux</td>
<td></td>
</tr>
<tr>
<td>5260</td>
<td>PCIe2 LP 4-port 1 GbE Adapter</td>
<td>3</td>
<td>Linux</td>
<td></td>
</tr>
<tr>
<td>EC3A</td>
<td>PCIe3 LP 2-Port 40 GbE NIC RoCE QSFP+ Adapter</td>
<td>2</td>
<td>Linux</td>
<td></td>
</tr>
<tr>
<td>EL3Z</td>
<td>PCIe2 LP 2-port 10/1 GbE BaseT RJ45 Adapter</td>
<td>4</td>
<td>Linux</td>
<td></td>
</tr>
<tr>
<td>EN0T</td>
<td>PCIe2 LP 4-Port (10Gb+1 GbE) SR+RJ45 Adapter</td>
<td>3</td>
<td>Linux</td>
<td></td>
</tr>
<tr>
<td>EN0V</td>
<td>PCIe2 LP 4-port (10Gb+1 GbE) Copper SFP+RJ45 Adapter</td>
<td>3</td>
<td>Linux</td>
<td></td>
</tr>
</tbody>
</table>

a. #EN0T PCIe Ethernet adapter is not supported in slot 1.

### 1.14.3 Fibre Channel adapters

The servers support direct or SAN connection to devices that use Fibre Channel adapters. Table 1-13 summarizes the available Fibre Channel adapters, which all have LC connectors.

If you are attaching a device or switch with an SC type fiber connector, then an LC-SC 50 Micron Fibre Converter Cable (#2456) or an LC-SC 62.5 Micron Fibre Converter Cable (#2459) is required.


### 1.14.4 InfiniBand host channel adapter

The InfiniBand Architecture (IBA) is an industry-standard architecture for server I/O and inter-server communication. It was developed by the InfiniBand Trade Association (IBTA) to provide the levels of reliability, availability, performance, and scalability that are necessary for present and future server systems with levels better than can be achieved by using bus-oriented I/O structures.

InfiniBand (IB) is an open set of interconnect standards and specifications. The main IB specification is published by the IBTA and is available at the following website:


IB is based on a switched fabric architecture of serial point-to-point links, where these IB links can be connected to either host channel adapters (HCAs), which are used primarily in servers, or target channel adapters (TCAs), which are used primarily in storage subsystems.

The IB physical connection consists of multiple byte lanes. Each individual byte lane is a four-wire, 2.5, 5.0, or 10.0 Gbps bidirectional connection. Combinations of link width and byte lane speed allow for overall link speeds of 2.5 - 120 Gbps. The architecture defines a layered hardware protocol and also a software layer to manage initialization and the communication between devices. Each link can support multiple transport services for reliability and multiple prioritized virtual communication channels.

For more information about IB, see *HPC Clusters Using InfiniBand on IBM Power Systems Servers*, SG24-7767.

Table 1-14 lists the available CAPI enabled IB adapters.

<table>
<thead>
<tr>
<th>Feature code</th>
<th>CCIN</th>
<th>Description</th>
<th>Max</th>
<th>OS support</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL2N</td>
<td>PCIe 8 Gb 2-Port Fibre Channel Adapter</td>
<td>4</td>
<td>Linux</td>
<td></td>
</tr>
<tr>
<td>EL43</td>
<td>PCIe3 LP 16Gb 2-port Fibre Channel Adapter</td>
<td>3</td>
<td>Linux</td>
<td></td>
</tr>
</tbody>
</table>

### 1.14.5 CAPI adapters

The available CAPI adapters are shown in Table 1-15.

<table>
<thead>
<tr>
<th>Feature code</th>
<th>CCIN</th>
<th>Description</th>
<th>Max</th>
<th>OS support</th>
</tr>
</thead>
<tbody>
<tr>
<td>EC3E</td>
<td>2CEA</td>
<td>PCIe3 LP 2-port 100Gb EDR IB Adapter x16</td>
<td>1</td>
<td>Linux</td>
</tr>
<tr>
<td>EC3T</td>
<td>ECEB</td>
<td>PCIe3 LP 1-port 100Gb EDR IB Adapter x16</td>
<td>1</td>
<td>Linux</td>
</tr>
</tbody>
</table>

This CAPI FPGA (Field Programmable Gate Array) adapter acts as a co-processor for the POWER8 processor chip handling specialized, repetitive function extremely efficiently. The
adapter is preloaded with a GZIP application and is intended to run as a gzip accelerator. The GZIP application maximum bandwidth is a PCIe Gen3 interface bandwidth.

Requires firmware version 810.32, or higher.

1.15 Internal storage

The Power S812LC server has 14 SATA bays for either hard disk drives (HDDs) or solid-state drives (SSDs). Each bay includes mounting hardware for a 3.5-inch drive or a 2.5-inch drive (known as small form factor (SFF) drive). There is no ordering feature code that is required for the 14 bays.

Twelve of the bays are in the front of the server and are controlled by a PCIe RAID adapter (either #EC3S or #EC3Y). These bays do not share a carrier or tray and can be independently moved. Figure 1-14 shows the front view of the server and its 12 disk bays.

![Server front view and disk bays](image)

Figure 1-14  Server front view and disk bays

The 12 SATA bays in the front of the server are hot-pluggable. Normal data protection considerations by either OS mirroring or RAID protection apply. The two SATA bays in the rear of the server are not hot-pluggable, and scheduled downtime is required to add or remove safely a drive.
Two of the bays are in the rear of the server and are controlled by a storage mezzanine card (#EC3Q). Both of these bays are on a single tray on carrier. Withdrawing the tray from the server pulls both bays from the server. Physically moving one drive also moves the second. Figure 1-15 shows the tray carrier location and disk drive access procedure by removing the tray.

The Power S812LC server has a mezzanine card slot for a SATA controller for the two bays in the rear of the server (#EC3Q). It is in a dedicated slot in the system unit and does not require a PCIe slot. Figure 1-16 shows a logical diagram of the mezzanine SATA controller card connected to the rear disks.
There are two PCIe RAID adapters that can be used to enable the 12 SAS bays in the front of the server. If you want to run one or more drives in any of these 12 bays, one of these adapters is required:

- **#EC3S** - PCIe LP internal SATA RAID 1 GB cache Adapter with protected write cache
- **#EC3Y** - PCIe LP internal SATA RAID UP-Cache Adapter with unprotected write cache

The #EC3S adapter is installed in PCIe slot 4 and its super capacitor power protection is placed in PCIe slot 1. This two PCIe slots are required for this feature. If power is lost to the server, the super capacitor protects the contents of the write cache until power is restored. The adapter supports RAID 0, 1, 1E, 5, 6, 10, 50, and 60, and supports hybrid RAID 1 and 10.

The #EC3Y adapter is placed in PCIe slot 4. It offers a lower price than the #EC3S adapter, but its smaller write cache is not protected in case of problems such as power loss to the server. The adapter supports RAID 0, 1, 1E, and 10.

Figure 1-17 shows a logical diagram of the #EC3S adapter connected to the front disks. Figure 1-18 on page 32 shows the same diagram for the #EC3Y adapter with the rear disks connected to the mezzanine controller for a total of 14 drives.
Figure 1-18   PCIe SATA controller #EC3Y connected to the front disks and rear drives

Table 1-16 presents a summarized view of these SATA controllers.

Table 1-16  Backplane options and summary of features

<table>
<thead>
<tr>
<th>Option</th>
<th>#EC3Q mezzanine controller</th>
<th>#EC3S SATA RAID controller</th>
<th>#EC3Y SATA RAID controller</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supported RAID types</td>
<td>JBOD</td>
<td>RAID 0, 1, 1E, 5, 6, 10, 50, and 60</td>
<td>RAID 0, 1, 1E, and 10</td>
</tr>
<tr>
<td>Disk bays</td>
<td>2 rear</td>
<td>12 front</td>
<td>12 front</td>
</tr>
<tr>
<td>SATA controllers</td>
<td>Single</td>
<td>Single</td>
<td>Single</td>
</tr>
<tr>
<td>PCIe slots required</td>
<td>0</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>Cache capacity</td>
<td>N/A</td>
<td>1 GB</td>
<td>256MB</td>
</tr>
<tr>
<td>Protected write cache</td>
<td>N/A</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>IBM Easy Tier® capable</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>controllers</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>External SAS ports</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Split backplane</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

1.15.1 Disk and media features

The server supports the attachment of up to two of the SATA storage devices that are listed in Table 1-17 on page 33.
The Power S812LC server is designed for network installation or to be installed by using USB media. It does not support an internal DVD drive.

### 1.15.2 RAID support

There are multiple protection options for HDDs/SSDs that are in the SATA SFF bays in the system unit. Although protecting drives is recommended, Linux users can choose to leave a few or all drives unprotected at their own risk, and IBM supports these configurations.

#### Drive protection

HDD/SSD drive protection can be provided by the Linux OS, or by the HDD/SSD hardware controllers.

The default storage backplane contains one SATA HDD/SSD controller and supports JBOD and RAID 0, 1, and 10 for Linux.

<table>
<thead>
<tr>
<th>Feature code</th>
<th>Description</th>
<th>Front / rear bay support</th>
<th>Max</th>
<th>OS support</th>
</tr>
</thead>
<tbody>
<tr>
<td>ELD2</td>
<td>1TB 7.2k RPM SATA LFF disk drive</td>
<td>Rear</td>
<td>2</td>
<td>Linux</td>
</tr>
<tr>
<td>ELD4</td>
<td>6TB 7.2k RPM SATA LFF disk drive</td>
<td>Both</td>
<td>14</td>
<td>Linux</td>
</tr>
<tr>
<td>ELS2</td>
<td>960GB Read Intensive SATA SFF SSD</td>
<td>Both</td>
<td>14</td>
<td>Linux</td>
</tr>
<tr>
<td>ELU1</td>
<td>1.92TB Read Intensive SATA 5xx SFF SSD</td>
<td>Both</td>
<td>14</td>
<td>Linux</td>
</tr>
<tr>
<td>ELU2</td>
<td>3.84TB Read Intensive SATA 5xx SFF SSD</td>
<td>Both</td>
<td>14</td>
<td>Linux</td>
</tr>
</tbody>
</table>
Linux can use disk drives that are formatted with 512-byte blocks when they are mirrored by the OS. These disk drives must be reformatted to 528-byte sectors when they are used in RAID arrays. Although a small percentage of the drive’s capacity is lost, additional data protection, such as error-correcting code (ECC) and bad block detection, is gained in this reformattting. For example, a 300 GB disk drive, when reformatted, provides approximately 283 GB. SSDs are always formatted with 528 byte sectors.

**Supported RAID functions**
The base hardware supports RAID 0, 1, and 10:

- RAID 0 provides striping for performance, but does not offer any fault tolerance.
  
  The failure of a single drive results in the loss of all data on the array. This version of RAID increases I/O bandwidth by simultaneously accessing multiple data paths.

- RAID 1 is also known as a mirrored array.
  
  A duplicate of the first stripe set is mirrored on another disk for fault tolerance. This version of RAID provides data resiliency if there is a single drive failure.

- RAID 10 is also known as a striped set of mirrored arrays.
  
  It is a combination of RAID 0 and RAID 1. A RAID 0 stripe set of the data is created across a two-disk array for performance benefits. A duplicate of the first stripe set is then mirrored on another two-disk array for fault tolerance. This version of RAID provides data resiliency if there is a single drive failure and might provide resiliency for multiple drive failures.

- RAID 1E is also known as striped mirroring.
  
  Similar to RAID 10, it is a combination of RAID 0 and RAID 1. The main difference is that while RAID10 requires an even number of disks and every disk has an exact same copy of its contents, on RAID1E, an odd number of disks can be used. This version of RAID provides data resiliency if there is a single drive failure and might provide resiliency for multiple drive failures. A comparison between RAID 10 and RAID 1E is shown in Figure 1-19.

![Figure 1-19](image)
RAID 5 uses block-level data striping with distributed parity. RAID 5 stripes both data and parity information across three or more drives. Fault tolerance is maintained by ensuring that the parity information for any given block of data is placed on a drive that is separate from the drives that are used to store the data itself. This version of RAID provides data resiliency if there is a single drive failing in a RAID 5 array.

RAID 6 uses block-level data striping with dual distributed parity. RAID 6 is the same as RAID 5 except that it uses a second level of independently calculated and distributed parity information for additional fault tolerance. RAID 6 configuration requires N+2 drives to accommodate the additional parity data, making it less cost-effective than RAID 5 for equivalent storage capacity. This version of RAID provides data resiliency if there are one or two drives failing in a RAID 6 array. It is designed, when working with large capacity disks, to sustain data parity during the rebuild process.

RAID 50 uses block-level data striping with distributed parity. RAID 50 operates by striping the data (RAID 0) not on single disks but in RAID 5 sets. This version of RAID provides data resiliency if there is a single drive failing in a RAID 5 array.

RAID 60 uses block-level data striping with distributed parity. RAID 60 operates by striping the data (RAID 0) not on single disks but in RAID 6 sets. This version of RAID provides data resiliency if there is a single drive failing in a RAID 6 array.

Hybrid arrays are arrays that allow for mixing both HDDs and SSDs for faster read times.

1.16 External I/O subsystems

The Power S812LC server does not support external PCIe Gen3 I/O expansion drawers and EXP24S SFF Gen2-bay drawers.

1.17 IBM System Storage

The IBM System Storage® disk systems products and offerings provide compelling storage solutions with superior value for all levels of business, from entry-level to high-end storage systems. For more information about the various offerings, see the following website:

http://www.ibm.com/systems/storage/disk

The following section highlights a few of the offerings.
IBM Network Attached Storage

IBM Network Attached Storage (NAS) products provide a wide-range of network attachment capabilities to a broad range of host and client systems, such as IBM Scale Out Network Attached Storage and the IBM System Storage N series. For more information about the hardware and software, see the following website:

http://www.ibm.com/systems/storage/network

IBM Storwize family

The IBM Storwize® family is the ideal solution to optimize the data architecture for business flexibility and data storage efficiency. Different models, such as the IBM Storwize V3700, IBM Storwize V5000, and IBM Storwize V7000, offer storage virtualization, IBM Real-time Compression™, Easy Tier, and many more functions. For more information, see the following website:

http://www.ibm.com/systems/storage/storwize

IBM Flash Systems

IBM Flash Systems deliver extreme performance to derive measurable economic value across the data architecture (servers, software, applications, and storage). IBM offers a comprehensive flash portfolio with the IBM FlashSystem™ family. For more information, see the following website:

http://www.ibm.com/systems/storage/flash

IBM XIV Storage System

IBM XIV® is a high-end disk storage system, helping thousands of enterprises meet the challenge of data growth with hotspot-free performance and ease of use. Simple scaling, high service levels for dynamic, heterogeneous workloads, and tight integration with hypervisors and the OpenStack platform enable optimal storage agility for cloud environments.

XIV extends ease of use with integrated management for large and multi-site XIV deployments, reducing operational complexity and enhancing capacity planning. For more information, see the following website:


IBM System Storage DS8000

The IBM System Storage DS8800 is a high-performance, high-capacity, and secure storage system that delivers the highest levels of performance, flexibility, scalability, resiliency, and total overall value for the most demanding, heterogeneous storage environments. The system can manage a broad scope of storage workloads that exist in today's complex data center, doing it effectively and efficiently.

Additionally, the IBM System Storage DS8000® includes a range of features that automate performance optimization and application quality of service, and also provide the highest levels of reliability and system uptime. For more information, see the following website:

1.18 Java

When running Java applications on the POWER8 processor, the pre-packaged Java that is part of a Linux distribution is designed to meet the most common requirements.

If you require a different level of Java, there are several resources available.

Current information about IBM Java and tested Linux distributions are available here:

Additional information about the OpenJDK port for Linux on PPC64 LE, as well as some pre-generated builds can be found here:
http://cr.openjdk.java.net/~simonis/ppc-aix-port/

Launchpad.net has resources for Ubuntu builds. You can find out about them here:
https://launchpad.net/ubuntu/+source/openjdk-9
https://launchpad.net/ubuntu/+source/openjdk-8
https://launchpad.net/ubuntu/+source/openjdk-7
Management and virtualization

As you look for ways to maximize the return on your IT infrastructure investments, virtualizing workloads becomes an attractive proposition.

The IBM Power Systems S812LC (8348-21C) server improves the management of Hadoop and Spark workloads with a system that is optimized for efficiency and designed for big data.

This chapter attempts to identify and clarify the tools that are available for managing Linux on IBM Power Systems servers.
2.1 Main management components overview

Figure 2-1 shows the logical management flow of a Linux on Power Systems server.

The service processor, or baseboard management controller (BMC), provides a hypervisor and operating system-independent layer that uses the robust error detection and self-healing functions that are built into the POWER8 processor and memory buffer modules. Open power application layer (OPAL) is the system firmware in the stack of POWER8 processor-based Linux servers.

QEMU is a generic and open source machine emulator and virtualizer that hosts the virtual machines (VMs) on a KVM hypervisor. It is the software that manages and monitors the VMs.

IBM PowerVC delivers easy-to-use advanced virtualization management capabilities.

2.2 Service processor

The service processor, or BMC, is the primary control for autonomous sensor monitoring and event logging features on the Power S812LC server.

BMC supports the Intelligent Platform Management Interface (IPMI 2.0) and Data Center Management Interface (DCMI 1.5) for system monitoring and management.

BMC monitors the operation of the firmware during the boot process and also monitors the hypervisor for termination. The firmware code update is supported through the BMC and IPMI.
2.2.1 Open Power Abstraction Layer

On KVM systems, the OPAL firmware provides a hypervisor interface to the underlying hardware. OPAL firmware allows KVM to use the VirtIO API. The VirtIO API specifies an independent interface between VMs and the service processor.

The VirtIO API is a high-performance API that para-virtualized devices use to gain speed and efficiency. VirtIO para-virtualized devices are especially useful for guest operating systems that run I/O heavy tasks and applications.

For the 8348-21C, only OPAL Bare Metal (EC16) is available.

For more information about OPAL skiboot, go to the following website:
https://github.com/open-power/skiboot

2.2.2 Intelligent Platform Management Interface

The IPMI is an open standard for monitoring, logging, recovery, inventory, and control of hardware that is implemented independent of the main CPU, BIOS, and OS. It is the default console to use when you configure KVM. The Power S812LC server provides one 10M/100M baseT IPMI port.

The `ipmitool` is a utility for managing and configuring devices that support IPMI. It provides a simple command-line interface (CLI) to the service processor. You can install the ipmitool from the Linux distribution packages in your workstation or another server (preferably on the same network as the installed server). For example, in Ubuntu, run the following command:

$ sudo apt-get install ipmitool

To connect to your system with IPMI, you must know the IP address of the server and have a valid password. To power on the server with the ipmitool, complete the following steps:

1. Open a terminal program.
2. Power on your server by running the following command:
   
   ipmitool -I lanplus -H fsp_ip_address -P ipmi_password power on

3. Activate your IPMI console by running the following command:
   
   ipmitool -I lanplus -H fsp_ip_address -P ipmi_password sol activate

2.2.3 Petitboot bootloader

Petitboot is a kexec-based bootloader that is used by IBM POWER8 processor-based systems that are configured with KVM.

After the POWER8 processor-based system powers on, the petitboot bootloader scans local boot devices and network interfaces to find boot options that are available to the system. Petitboot returns a list of boot options that are available to the system.

If you are using a static IP or if you did not provide boot arguments in your network boot server, you must provide the details to petitboot. You can configure petitboot to find your boot by using the instructions found at the following website:

You can edit petitboot configuration options, change the amount of time before petitboot automatically starts, and perform other tasks by using the instructions found at the following website:


### 2.3 IBM PowerVC

The IBM Power Virtualization Center (5765-VCS) is an advanced enterprise virtualization management offering for Power Systems based on the OpenStack technology. OpenStack is an open source software that controls large pools of server, storage, and networking resources throughout a data center. IBM PowerVC Version 1.3.0 was announced in October 2015 and is built on OpenStack (Liberty). This comprehensive virtualization management offering enables VM setup and management.

#### 2.3.1 Benefits

PowerVC includes the following features and benefits:

- VM image capture, deployment, resizing, and management
- Policy-based VM placement to help improve usage and reduce complexity
- Policy-based workload optimization by using either VM migration or resource movement by using mobile capacity on demand
- VM Mobility with placement policies to help reduce the burden on IT staff in a simplified GUI
- A management system that manages existing virtualization deployments
- Integrated management of storage, network, and compute resources

For more information about hardware and operating system support for PowerVC hosts, see Hardware and Software Requirements, found at:


#### 2.3.2 New features

PowerVC Standard Edition includes the new advanced policy-based management feature for managing KVM environments. It is a new DRO component that uses policy-based control to move automatically workloads to available resources by using VM migration. This DRO component removes the need for manual rebalancing of workloads during periods of constrained CPU.

For more information about hardware and operating system support for PowerVC hosts, Hardware and Software Requirements, found at:


For more information about PowerVC and, see the following resource:

- IBM PowerVC Version 1.2 Introduction and Configuration, SG24-8199
2.3.3 Lifecycle

With the introduction of PowerVC V1.3.0, the end of service date for PowerVC V1.2 for standard support is April 2017. For more information about the PowerVC lifecycle, see the following website:

Reliability, availability, and serviceability

This chapter provides information about IBM Power Systems reliability, availability, and serviceability (RAS) design and features.

The elements of RAS can be described as follows:

- **Reliability**: Indicates how infrequently a defect or fault in a server occurs.
- **Availability**: Indicates how infrequently the functioning of a system or application is impacted by a fault or defect.
- **Serviceability**: Indicates how well faults and their effects are communicated to system managers and how efficiently and nondisruptively the faults are repaired.
3.1 Introduction

Power S812LC servers add POWER8 processor and memory RAS functions to a highly competitive cloud data center with open source Linux technology as operating system and virtualization.

The Open Power Abstraction Layer (OPAL) firmware provides a hypervisor and operating system independent layer that uses the robust error detection and self-healing functions built into the POWER8 processor and memory buffer modules.

The processor address-paths and data-paths are protected with parity or error-correcting codes (ECC). The control logic, state machines, and computational units have sophisticated error detection. The processor core soft errors or intermittent errors are recovered with processor instruction retry. Unrecoverable errors are reported as machine checks (MCs). Errors that affect the integrity of data lead to a system checkstop.

3.1.1 RAS enhancements of POWER8 processor-based scale-out servers

The Power S812LC servers, in addition to being built on advanced RAS characteristics of the POWER8 processor, offer reliability and availability features that often are not seen in such scale-out servers.

Here is a brief summary of these features:

- **Processor enhancements integration**
  - POWER8 processor chips are implemented by using 22 nm technology, and are integrated on SOI modules.
  - The processor design now supports a spare data lane on each fabric bus, which is used to communicate between processor modules. A spare data lane can be substituted for a failing one dynamically during system operation.
  - A POWER8 processor module has improved performance, including support of a maximum of 12 cores because doing more work with less hardware in a system supports greater reliability. The Power S812LC servers offer 8-core and 10-core processor configurations.
  
  The On Chip Controller (OCC) monitors various temperature sensors in the processor module, memory modules, and environmental temperature sensors and directs the throttling of processor cores and memory channels should the temperature rise over thresholds that are defined by the design. The power supplies have their own independent thermal sensors and monitoring.
  
  Power supplies and voltage regulator modules monitor over-voltage, under-voltage, over-current conditions. They report to a “power good” tree that is monitored by the service processor.

- **I/O subsystem**

  The PCIe controllers are integrated in the POWER8 processor. All the PCIe slots are directly driven by the PCIe controllers.
Memory subsystem

The memory subsystem has proactive memory scrubbing to prevent the accumulation of multiple single bit errors. The ECC scheme can correct the complete failure of any one memory module within an ECC word. After marking the module as unusable, the ECC logic can still correct single-symbol (two adjacent bit) errors. An uncorrectable error (UE) of data of any layer of cache up to the main memory is marked to prevent usage of fault data. The processor's memory controller and the memory buffer have retry capabilities for certain fetch and store faults.

3.2 IBM terminology versus x86 terminology

The different components and descriptions in the boot process have similar functions, but for IBM POWER8 processor-based and x86-based scale-out servers, the naming is slightly different. Table 3-1 gives a quick overview of the terminology.

<table>
<thead>
<tr>
<th>IBM Description</th>
<th>x86 Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Self-Boot Engine (SBE)</td>
<td>Undisclosed</td>
</tr>
<tr>
<td>Hostboot</td>
<td>BIOS</td>
</tr>
<tr>
<td>OPAL</td>
<td>BIOS/VT-d/UEFI</td>
</tr>
<tr>
<td>OCC</td>
<td>PCU, Off chip microprocessors</td>
</tr>
<tr>
<td>HBRT</td>
<td>N/A</td>
</tr>
</tbody>
</table>

Table 3-1 Terminology

3.3 Error handling

This section describes how a Power S812LC server handles different errors, and its recovery functions. This section provides some general information and helps you understand some techniques.

3.3.1 Processor core/cache correctable error handling

The OPAL firmware provides a hypervisor and operating system-independent layer that uses the robust error detection and self-healing functions that are built into the POWER8 processor and memory buffer modules.

The processor address-paths and data-paths are protected with parity or ECC. The control logic, state machines, and computational units have sophisticated error detection. The processor core soft errors or intermittent errors are recovered with processor instruction retry. Unrecoverable errors are reported as an MC. Errors that affect the integrity of data lead to a system checkstop.

The Level 1 (L1) data and instruction caches in each processor core are parity-protected and data are stored to L2 immediately. L1 caches have a retry capability for intermittent errors and a cache set delete mechanism for handling solid failures.
The L2 and L3 caches in the POWER8 processor and L4 cache in the memory buffer chip are protected with double-bit detect, single-bit correct ECC.

**Special Uncorrectable Error handling**

Special Uncorrectable Error (SUE) handling prevents an uncorrectable error in memory or cache from immediately causing an MC with UE. The system marks the data such that if the data is read again, it generates an MC with UE. Termination may be limited to the program / partition or hypervisor owning the data. If the data is referenced by an I/O adapter, it freezes if data is transferred to an I/O device.

### 3.3.2 Processor Instruction Retry and other try again techniques

Within the processor core, soft error events might occur that interfere with the various computation units. When such an event can be detected before a failing instruction is completed, the processor hardware might be able to try the operation again by using the advanced RAS feature that is known as **Processor Instruction Retry**.

Processor Instruction Retry allows the system to recover from soft faults that otherwise result in try again techniques. Faults that are detected on the memory bus that connects processor memory controllers to DIMMs can be tried again. In POWER8 processor-based systems, the memory controller is designed with a replay buffer that allows memory transactions to be tried again after certain faults internal to the memory controller faults are detected. It complements the try again abilities of the memory buffer module.

### 3.3.3 Other processor chip functions

Within a processor chip, there are other functions besides processor cores.

POWER8 processors have built-in accelerators that can be used as application resources to handle such functions as random number generation. POWER8 also introduces a controller for attaching cache-coherent adapters that are external to the processor module. The POWER8 design contains a function to “freeze” the function that is associated with some of these elements, without making a system-wide checkstop. Depending on the code that uses these features, a “freeze” event might be handled without an application or partition outage.

As indicated elsewhere, single-bit errors, even solid faults, within internal or external processor “fabric buses”, are corrected by the ECC that is used. POWER8 processor-to-processor module fabric busses also use a spare data-lane so that a single failure can be repaired without calling for the replacement of hardware.

### 3.4 Serviceability

The Power S812LC server is designed for system installation and setup, feature installation and removal, proactive maintenance, and corrective repair that is performed by the client:

- Customer Install and Setup (CSU)
- Customer Feature Install (CFI)
- Customer Repairable Units (CRU)

Warranty Service Upgrades are offered for an Onsite Repair (OSR) by an IBM System Services Representative (SSR), or an authorized warranty service provider.
3.4.1 Detection

The first and most crucial component of a solid serviceability strategy is the ability to detect accurately and effectively errors when they occur.

Although not all errors are a guaranteed threat to system availability, those that go undetected can cause problems because the system has no opportunity to evaluate and act if necessary. POWER processor-based systems employ IBM z Systems™ server-inspired error detection mechanisms, extending from processor cores and memory to power supplies and hard disk drives (HDDs).

3.4.2 Error checkers and fault isolation registers

POWER processor-based systems contain specialized hardware detection circuitry that is used to detect erroneous hardware operations. Error-checking hardware ranges from parity error detection that is coupled with Processor Instruction Retry and bus try again, to ECC correction on caches and system buses.

Within the processor/memory subsystem error-checker, error-checker signals are captured and stored in hardware FIRs. The associated logic circuitry is used to limit the domain of an error to the first checker that encounters the error. In this way, runtime error diagnostic tests can be deterministic so that for every check station, the unique error domain for that checker is defined and mapped to CRUs that can be repaired when necessary.

3.4.3 Service processor

The service processor supports the Intelligent Platform Management Interface (IPMI 2.0) and Data Center Management Interface (DCMI 1.5) for system monitoring and management. The service processor provides platform system functions:

- Power on/off
- Power sequencing
- Power fault monitoring
- Power reporting
- Fan/thermal control
- Fault monitoring
- VPD inventory collection
- Serial over LAN (SOL)
- Service Indicator LED management
- Code update
- Event reporting through System Event Logs (SEL)

All SELs can be retrieved either directly from the service processor or from the host OS (Linux). The service processor monitors the operation of the firmware during the boot process.

The firmware code update is supported through the service processor and IPMI interface. Multiple firmware images exist in the system and the backup copy is used if the primary image is corrupted and unusable.
3.4.4 Diagnostic objectives

General diagnostic objectives are to detect and identify problems so that they can be resolved quickly.

Using the extensive network of advanced and complementary error detection logic that is built directly into hardware, firmware, and operating systems, the IBM Power Systems servers can perform considerable self-diagnosis.

Host Boot IPL

In POWER8, the initialization process during IPL changed. The service processor is no longer the only instance that initializes and runs the boot process. With POWER8, the service processor initializes the boot processes, but on the POWER8 processor itself, one part of the firmware is running and performing the central electrical complex chip initialization. A new component that is called the PNOR chip stores the Host Boot firmware. The Self-Boot Engine (SBE) is an internal part of the POWER8 chip itself and is used to boot the chip.

Device drivers

In certain cases, diagnostic tests are best performed by operating system-specific drivers, most notably adapters or I/O devices that are owned directly by a logical partition. In these cases, the operating system device driver often works with I/O device Licensed Internal Code to isolate and recover from problems. Potential problems are reported to an operating system device driver, which logs the error.

3.4.5 General problem determination

Accessing the Advanced System Management GUI interface gives you a general overview of sensor information and possible errors.

Using an event sensor display as a primary interface for problem determination

This function has the following aspects:
- Covers 90% of typical failures
- Does not handle transient failure scenarios

Using SEL logs or operating system syslog records for remainder

This function has the following aspects:
- Sensors can be enabled/disabled by a client.
- The “Get Sensor Event Enable” IPMI command is available.

SEL events: Platform-related events

The following platform-related events are available under the SEL events:
- SELs link to eSELs
- eSEL represents a service action required event:
  - SELs linked to the eSEL represent “service action required” and a part to be replaced.
  - You may have multiple SELs linked to the eSEL.
  - SELs not linked to eSEL may not represent a service action required event.
  - Without an eSEL Event, the System Attention LED does not turn on.
For an SEL event that is associated with a eSEL event, see Example 3-1. In this case, events 63 and 64 are the SEL events and event 62 is the associated eSEL event.

**Example 3-1   SEL and eSEL Events**

<table>
<thead>
<tr>
<th>Time</th>
<th>Event Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>09/04/2015</td>
<td>Power Supply #0xcd</td>
</tr>
<tr>
<td>09/04/2015</td>
<td>Power Supply #0xce</td>
</tr>
<tr>
<td>09/04/2015</td>
<td>OEM record df</td>
</tr>
<tr>
<td>09/04/2015</td>
<td>Memory #0x22</td>
</tr>
<tr>
<td>09/04/2015</td>
<td>Memory #0x23</td>
</tr>
<tr>
<td>09/04/2015</td>
<td>System Firmware Progress #0x05</td>
</tr>
</tbody>
</table>

**OEM vendor SELs: Platform-related events**

The following platform-related events are available under the OEM vendor SELs events:

- SELs that are developed to provide specific OEM information in the error record
- Not interpretable by IPMI
- No corresponding IPMI SEL events

**Generic System Event SELs**

Here are the generic system event SELs:

- Firmware.
- Isolates and symbolics are the highest priority FRUs.

**Syslog events – OS detected events**

PCI adapters and devices are OS detected events under the syslog events.

3.4.6  Error handling and reporting

If there is a system hardware or environmentally induced failure, the system error capture capability systematically analyzes the hardware error signature to determine the cause of failure.

The central electrical complex recoverable errors are handled through central electrical complex diagnostic capability in a Linux application and generates a System Event Log (SEL). There is also an eSEL that contains extra First Failure Data Capture (FFDC) from the Hostboot, OCC, and OPAL subsystems that are associated with each SEL. For system checkstop errors, OCC collects FIR data to PNOR, and hostboot central electrical complex diagnostic tests creates a SEL based on the FIR data in PNOR.

When the system can be successfully restarted either manually or automatically, or if the system continues to operate, the host Linux OS can monitor the SELs on the service processor through IPMI tool. Hardware and software failures are recorded in the SELs and can be retrieved through IPMI interface. There is a plan to report SELs in the system log of the operating system.

The system can report errors that are associated with PCIe adapters/devices.

For some example SEL events, see Example 3-2.

**Example 3-2   Example of SEL events**

<table>
<thead>
<tr>
<th>Time</th>
<th>Event Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>09/04/2015</td>
<td>Power Unit #0x1c</td>
</tr>
<tr>
<td>09/04/2015</td>
<td>Power Supply #0xcd</td>
</tr>
<tr>
<td>09/04/2015</td>
<td>Power Supply #0xce</td>
</tr>
<tr>
<td>09/04/2015</td>
<td>Power Supply #0xcd</td>
</tr>
<tr>
<td>09/04/2015</td>
<td>Power Supply #0xce</td>
</tr>
</tbody>
</table>
To service a Linux system end to end, Linux service and productivity tools must be installed. You can find them at the following website:


The tools are automatically loaded if IBM manufacturing installs the Linux image or IBM Installation Toolkit. PowerPack is the preferred way to install required service packages from the website. The Linux call home feature is also supported in a stand-alone system configuration to report serviceable events.

### 3.4.7 Locating and servicing

The final component of a comprehensive design for serviceability is the ability to locate and replace effectively parts requiring service. POWER processor-based systems use a combination of visual cues and guided maintenance procedures to ensure that the identified part is replaced correctly every time.

#### Packaging for service

The following service enhancements are included in the physical packaging of the systems to facilitate service:

- **Color coding (touch points)**
  
  Terracotta-colored touch points indicate that a component (FRU or CRU) can be concurrently maintained.

  Blue-colored touch points delineate components that may not be concurrently maintained (they might require that the system is turned off for removal or repair).

- **Positive retention**

  Positive retention mechanisms help ensure proper connections between hardware components, such as from cables to connectors, and between two adapters that attach to each other. Without positive retention, hardware components risk becoming loose during shipping or installation, which prevents a good electrical connection. Positive retention mechanisms such as latches, levers, thumb-screws, pop Nylatches (U-clips), and cables are included to help prevent loose connections and aid in installing (seating) parts correctly. These positive retention items do not require tools.
Service Indicator LED function
The Service Indicator LED function is for scale-out systems, including Power Systems such as the Power S812LC server, that can be repaired by clients. In the Service Indicator LED implementation, when a fault condition is detected on the POWER8 processor-based system, an amber FRU fault LED is illuminated (turned on solid), which is then rolled up to the system fault LED.

When the ID LED button on the front panel is pressed, the blue LED on the front panel and the blue ID LED on the rear panel light up. The technical personnel can easily locate the system on the rack, disconnect cables from the system, and remove it from the rack for later repair.

The Service Indicator operator panel contains the following items:

- **Power On LED (Green LED: Front)**
  - Off: Enclosure is off.
  - On Solid: Enclosure is powered on.
  - On Blink: Enclosure is in the standby-power state.
- **Enclosure Identify LED (Blue LED: Front)**
  - Off: Normal.
  - On Solid: Identify state.
  - On Blink: Reserved.
- **System Information/Attention LED (Amber LED: Front)**
  - Off: Normal.
  - On Solid: System Attention State.
- **Enclosure Fault Roll-up LED (Amber LED: Front)**
  - Off: Normal.
  - On Solid: Fault.
  - Power On/Off Switch.
  - Pin-hole Reset Switch.
  - USB Port.
  - Beeper.
  - Altitude Sensor with Ambient Thermal Sensor.
  - VPD Module.

Concurrent maintenance
The following components can be replaced without powering off the server:

- Drives in the front bay
- Power supplies

The POWER8 processor-based systems are designed with the understanding that certain components have higher intrinsic failure rates than others. These components can include fans, power supplies, and physical storage devices. Other devices, such as I/O adapters, can wear from repeated plugging and unplugging. For these reasons, these devices are concurrently maintainable when properly configured. Concurrent maintenance is facilitated because of the redundant design for the power supplies and physical storage.

IBM Knowledge Center
IBM Knowledge Center provides you with a single place where you can access product documentation for IBM systems hardware, operating systems, and server software.
The purpose of IBM Knowledge Center, in addition to providing client-related product information, is to provide softcopy information to diagnose and fix any problems that might occur with the system. Because the information is electronically maintained, changes because of updates or the addition of new capabilities can be used by service representatives immediately.

The IBM Knowledge Center provides the following up-to-date documentation to service effectively the system:

- Quick Install Guide
- User’s Guide
- Trouble Shooting Guide
- Boot Configuration Guide

The documentation can be downloaded in PDF format or used online through an internet connection.

The IBM Knowledge Center can be found at:
http://www.ibm.com/support/knowledgecenter/

Supporting information for the Power S812LC (M/T 8348-21C) server is available online at:

**Warranty and spare parts**

The system comes with a 3-year warranty for parts. The replacement parts can be ordered through the Advanced Part Exchange Warranty Service, which can be found at the following website:


### 3.4.8 Manageability

Several functions and tools help you can efficiently and effectively manage your system.

### 3.4.9 Service user interfaces

The service interface allows support personnel or the client to communicate with the service support applications in a server by using a console, interface, or terminal. Delivering a clear, concise view of available service applications, the service interface allows the support team to manage system resources and service information in an efficient and effective way. Applications that are available through the service interface are carefully configured and placed to give service providers access to important service functions.

Various service interfaces are used depending on the state of the system and its operating environment. Here are the primary service interfaces:

- Service Indicator LEDs (See “Service Indicator LED function” on page 53 and “Concurrent maintenance ” on page 53.)
- Service processor
Service interface
The service interface allows the client and the support personnel to communicate with the service support applications in a server by using a browser. It delivers a clear, concise view of available service applications. The service interface allows the support client to manage system resources and service information in an efficient and effective way. Different service interfaces are used depending on the state of the system, hypervisor, and operating environment. Here are the primary service interfaces:

- Service processor: Ethernet Service Network with IPMI Version 2.0
- Service Indicator LEDs: System attention and system identification (front and back)
- Host operating system: Command-line interface (CLI)

The service processor is a controller that is running its own operating system.

3.4.10 IBM Power Systems Firmware maintenance

The IBM Power Systems Client-Managed Licensed Internal Code is a methodology that you can use to manage and install Licensed Internal Code updates on a Power Systems server and its associated I/O adapters.

Firmware updates
System firmware is delivered as a release level or a service pack. Release levels support the general availability (GA) of new functions or features, and new machine types or models. Upgrading to a higher release level is disruptive to customer operations. These release levels are supported by service packs. Service packs are intended to contain only firmware fixes and not introduce new functions. A service pack is an update to an existing release level.

IBM is increasing its clients' opportunity to stay on a given release level for longer periods. Clients that want maximum stability can defer until there is a compelling reason to upgrade, such as the following reasons:

- A release level is approaching its end of service date (that is, it has been available for about a year, and soon service will not be supported).
- Move a system to a more standardized release level when there are multiple systems in an environment with similar hardware.
- A new release has a new function that is needed in the environment.
- A scheduled maintenance action causes a platform restart, which provides an opportunity to also upgrade to a new firmware release.

The updating and upgrading of system firmware depends on several factors, such as the current firmware that is installed, and what operating systems is running on the system. These scenarios and the associated installation instructions are comprehensively outlined in the firmware section of Fix Central, found at the following website:

http://www.ibm.com/support/fixcentral/

Updating the system firmware with the IPMI tool
General firmware update steps for the Power S812LC server are managed by running the ipmitool command. Complete the following steps:

1. Power off the machine and install code from Standby Power state by running the following command:

   ipmitool -H <hostname> -I lan -U ADMIN -P admin chassis power off
2. Issue a BMC reset (establish a stable starting point) by running the following command:
   `ipmitool -H <BMC IP> -I lan -U ADMIN -P admin mc reset cold`

3. From a companion system, run the following commands to flash the BMC and firmware:
   - `ipmitool -H <BMC IP> -I lanplus -U ADMIN -P admin raw 0x32 0xba 0x18 0x00`
     (The command protects the BMC memory content so that you do not lose the network settings.)
   - `ipmitool -H <BMC IP> -U ADMIN -I lanplus -P admin hpm upgrade <xxxxx.hpm> -z 30000 force`

   **Attention:** If you experience a seg fault error during the code update, run the command again and change the block size from 30000 to 25000.

If the BMC network settings are lost, it is possible to restore them by completing the following steps:

1. Set up a serial connection to the BMC by logging in and running the following commands to set up the network:
   - `/usr/local/bin/ipmitool -H 127.0.0.1 -I lan -U ADMIN -P admin lan set 1 ipsrc static`
   - `/usr/local/bin/ipmitool -H 127.0.0.1 -I lan -U ADMIN -P admin lan set 1 ipaddr x.x.x.x`
   - `/usr/local/bin/ipmitool -H 127.0.0.1 -I lan -U ADMIN -P admin lan set 1 netmask 255.255.x.x`
   - `/usr/local/bin/ipmitool -H 127.0.0.1 -I lan -U ADMIN -P admin lan set 1 defgw ipaddr x.x.x.x`

2. Power on and perform an IPL the machine by running the following command:
   `ipmitool -H <hostname> -I lan -U ADMIN -P admin chassis power on`

For more information, review the preferred practice white papers that are found at the following website:


### 3.4.11 Updating ipmitool on Ubuntu

The level of ipmitool on the Ubuntu 14.04.3 trusty archives (1.8.13-1ubuntu0.3) does not include all the fixes that are required for in-band code update support for Open Power systems. This section explains how to load, patch, and compile manually ipmitool on Ubuntu 14.04.3 to enable in-band code update support for the Power S822LC server.

**How to install ipmitool V1.8.15 and patches for an in-band code update**

Open Power requires ipmitool level V1.8.15 (with patches) to run correctly on the OP810 firmware, especially the ipmitool code update function.

**Note:** All commands should be ran as root or preceded with the `sudo` command.
Complete the following steps:

1. Remove ipmitool if it exists on your Ubuntu 14.04.3 installation by running the following commands:
   
   ```
   apt-get remove ipmitool
   ```

2. Install the following packages by running the following command:
   
   ```
   apt-get install gcc make automake
   ```

3. Create a directory that is called `ipmitool_patch` and run `cd` to access it by running the following commands:
   
   ```
   – mkdir /ipmitool_patch
   – cd /ipmitool_patch
   ```

4. Download the following files into the `/ipmitool_patch` directory by running the following commands:
   
   ```
   – wget https://launchpad.net/ubuntu/+archive/primary/+files/ipmitool_1.8.15.orig.tar.bz2
   – wget https://launchpad.net/ubuntu/+archive/primary/+files/ipmitool_1.8.15-1ubuntu0.1.debian.tar.xz
   ```

5. Decompress the files by running the following commands:
   
   ```
   – bzip2 -d ipmitool_1.8.15.orig.tar.bz2
   – tar xvf ipmitool_1.8.15.orig.tar
   – tar xvf ipmitool_1.8.15-1ubuntu0.1.debian.tar.xz
   ```

6. Copy the Debian patch files to the `ipmitool-1.8.15` directory by running the following command:
   
   ```
   cp debian/patches/*.patch ipmitool-1.8.15/
   ```

7. Change the directory to `ipmitool-1.8.15` by running the following command:
   
   ```
   cd ipmitool-1.8.15/
   ```

8. Patch the source files by running the following commands:
   
   ```
   – patch -p1 < usb_interface_support.patch
   – patch -p1 < memcpy_hpm_fix.patch
   – patch -p1 < 112_fix_CVE-2011-4339.patch
   – patch -p1 < 101_fix_buf_overflow.patch
   – patch -p1 < 098-manpage_typo.patch
   – patch -p1 < 096-manpage_longlines.patch
   ```

9. Configure ipmitool for your system by running the following command:
   
   ```
   ./configure
   ```

   **Note:** Be sure that you are in the `/ipmitool_patch/ipmitool-1.8.15` directory!
10. Verify the command output. The last part of the output should look like Example 3-3. Note that the usb interface is yes.

   **Example 3-3 Verify the output**

```
ipmitool 1.8.15

Interfaces
lan     : yes
lanplus : no
open    : yes
free    : no
imb     : yes
bmc     : no
usb     : yes
lipmi   : no
serial  : yes
dummy   : no

Extra tools
ipmievd : yes
ipmishell: no
```

11. Make the source files and install them by running the following commands:

   - make
   - make install

12. Log out of the system and log in to the system.

13. Verify what level of ipmitool is installed by running the following commands:

   - ipmitool -V
   - ipmitool version 1.8.15

14. Verify that the USB support is working by running the following command:

```
    ipmitool -I usb power status
```

You should see the following output:

```
    Chassis Power is on
```

You should now be able to use this level of ipmitool for an in-band code update on Open Power systems.

### 3.4.12 Statement of direction: Updating the system firmware by using the Advanced System Management console

As a statement of direction, IBM plans to enhance the Advanced System Management console for firmware update activities. The most convenient method to update the system firmware on the Power8 S812LC server is to use the Advanced System Management GUI. It is comparable to the HMC GUI, and you can use it to simply go through the different windows and select and update the system firmware.
To update the system firmware by using the Advanced System Management console, complete the following steps:

1. Connect to the service processor interface. Use your browser and access the service processor by using the configured IP address. Log in by using the user name and password that are used in 2.2.2, “Intelligent Platform Management Interface” on page 41. Some browsers may not let you log in, but it is not a user name and password problem. If you cannot log in by using your browser, try to log in by using the Chrome browser.

Figure 3-1 shows the Advanced System Management login window.

![Figure 3-1   Advanced System Management GUI login window](image)

After a successful login, the Advanced System Management Dashboard opens. It is the common window for multiple activities that can be performed, such as configuration, viewing FRU information, and performing firmware updates. General information about the current power consumption, sensor monitoring, and event logs is displayed.

Figure 3-2 shows the Dashboard window.

![Figure 3-2   Advanced System Management Dashboard](image)
2. Click **Firmware Update** → **Firmware Update**, as shown in Figure 3-3.

![Figure 3-3 Dashboard Firmware Update menu](image)

3. Select the correct firmware update image type. In this example, select **HPM**, which is the only type that is provided by the IBM Fix Central website, as shown in Figure 3-4.

![Figure 3-4 Select the firmware image type](image)

4. Confirm that you want to update the HPM image by clicking **OK**, as shown in Figure 3-5.

![Figure 3-5 Confirm your update selection](image)

A window opens that shows which components will be overwritten or preserved, as shown in Figure 3-6 on page 61. For this example, the network settings will be preserved.
5. The next window prompts whether you want to continue to the update mode, as shown in Figure 3-7. Until the firmware update is completed, no other activities can be performed in the Advanced System Management Interface. If you want to proceed, click **OK**.
6. Select the firmware update file from your local disk by selecting **Browse and Parse HPM firmware page**, clicking **Browse**, and selecting the file, as shown in Figure 3-8,

![Figure 3-8 Select the firmware image](image)

7. When the correct firmware image is selected, the GUI shows a list of components that will be updated, as shown in Figure 3-9. By default, all the components are selected. To update the firmware, click **Proceed**.

![Figure 3-9 Start the firmware upgrade](image)

8. After the firmware update is complete, the system restarts. After the restart, you can verify that the systems firmware was updated by opening the Advanced System Management Dashboard window.
Server racks and energy management

This appendix provides information about the racking options and energy management-related concepts that are available for the IBM Power Systems S812LC server.
IBM server racks

The Power S812LC server mounts in the 36U 7014-T00 (0551) rack, the 42U 7014-T42 (0553) rack, the 42U Slim Rack (7965-94Y), or the IBM 25U entry rack 7014-S25 (0555). These racks are built to the 19-inch EIA 310D standard.

Order information: Power S812LC servers cannot be integrated into these racks during the manufacturing process, and are not orderable together with servers. If the Power S812LC server and any of the supported IBM racks are ordered together, they are shipped at the same time in the same shipment, but in separate packing material. IBM does not offer integration of the server into the rack before shipping.

If a system is installed in a rack or cabinet that is not an IBM rack, ensure that the rack meets the requirements that are described in “OEM racks” on page 71.

Responsibility: The client is responsible for ensuring that the installation of the drawer in the preferred rack or cabinet results in a configuration that is stable, serviceable, safe, and compatible with the drawer requirements for power, cooling, cable management, weight, and rail security.

IBM 7014 Model S25 rack

The 1.3-meter (49-in.) Model S25 rack has the following features:

- Twenty-five EIA units
- Weights:
  - Base empty rack: 100.2 kg (221 lb.)
  - Maximum load limit: 567.5 kg (1250 lb.)

The S25 racks do not have vertical mounting space to accommodate FC 7188 PDUs. All PDUs that are required for application in these racks must be installed horizontally in the rear of the rack. Each horizontally mounted PDU occupies 1U of space in the rack, and therefore reduces the space that is available for mounting servers and other components.

IBM 7014 Model T00 rack

The 1.8-meter (71-in.) Model T00 rack is compatible with past and present Power Systems servers. The T00 rack offers these features:

- 36U (EIA units) of usable space.
- Optional removable side panels.
- Optional side-to-side mounting hardware for joining multiple racks.
- Increased power distribution and weight capacity.
- Support for both AC and DC configurations.
- Up to four power distribution units (PDUs) can be mounted in the PDU bays (see Figure A-2 on page 69), but others can fit inside the rack. For more information, see “The AC power distribution unit and rack content” on page 68.
For the T00 rack, three door options are available:

- Front Door for 1.8 m Rack (#6068)
  This feature provides an attractive black full height rack door. The door is steel with a perforated flat front surface. The perforation pattern extends from the bottom to the top of the door to enhance ventilation and provide visibility into the rack.

- A 1.8 m Rack Acoustic Door (#6248)
  This feature provides a front and rear rack door that are designed to reduce acoustic sound levels in a general business environment.

- A 1.8 m Rack Trim Kit (#6263)
  If no front door is used in the rack, this feature provides a decorative trim kit for the front.

Ruggedized Rack Feature
For enhanced rigidity and stability of the rack, the optional Ruggedized Rack Feature (#6080) provides additional hardware that reinforces the rack and anchors it to the floor. This hardware is for use in locations where earthquakes are a concern. The feature includes a large steel brace or truss that bolts into the rear of the rack.

It is hinged on the left side so that it can swing out of the way for easy access to the rack drawers when necessary. The Ruggedized Rack Feature also includes hardware for bolting the rack to a concrete floor or a similar surface, and bolt-in steel filler panels for any unoccupied spaces in the rack.

The following weights apply to the T00 rack:
- T00 base empty rack: 244 kg (535 lb.).
- T00 full rack: 816 kg (1795 lb.).
- Maximum weight of drawers is 572 kg (1260 lb.).
- Maximum weight of drawers in a zone 4 earthquake environment is 490 kg (1080 lb.).
  This number equates to 13.6 kg (30 lb.) per EIA.

Important: If additional weight is added to the top of the rack, for example, by adding #6117, the 490 kg (1080 lb.) weight must be reduced by the weight of the addition. As an example, #6117 weighs approximately 45 kg (100 lb.), so the new maximum weight of the drawers that the rack can support in a zone 4 earthquake environment is 445 kg (980 lb.). In the zone 4 earthquake environment, the rack must be configured starting with the heavier drawers at the bottom of the rack.

IBM 7014 Model T42 rack

The 2.0-meter (79.3-in.) Model T42 addresses the client requirement for a tall enclosure to house the maximum amount of equipment in the smallest possible floor space. The following features are for the Model T42 rack (which differ from the model T00):

- The T42 rack has 42U (EIA units) of usable space (6U of additional space).
- The model T42 supports AC power only.
- The following weights apply to the T42 rack:
  - T42 base empty rack: 261 kg (575 lb.)
  - T42 full rack: 930 kg (2045 lb.)
The available door options for the Model T42 rack are shown in Figure A-1.

<table>
<thead>
<tr>
<th>Trim kit (no front door)</th>
<th>Plain front door</th>
<th>Acoustic doors (front &amp; rear)</th>
<th>Optional front door</th>
</tr>
</thead>
<tbody>
<tr>
<td>FC 6272</td>
<td>FC 6069</td>
<td>FC 6249</td>
<td>FC ERG7</td>
</tr>
</tbody>
</table>

Where:

- The 2.0-meter Rack Trim Kit (#6272) is used if no front door is used in the rack.
- The Front Door for a 2.0-meter Rack (#6069) is made of steel with a perforated flat front surface. The perforation pattern extends from the bottom to the top of the door to enhance ventilation and provide visibility into the rack. This door is non-acoustic and has a depth of about 25 mm (1 in.).
- The 2.0-meter Rack Acoustic Door (#6249) consists of a front and rear door to reduce noise by approximately 6 dB(A). It has a depth of approximately 191 mm (7.5 in.).
- The #ERG7 provides an attractive black full height rack door. The door is steel with a perforated flat front surface. The perforation pattern extends from the bottom to the top of the door to enhance ventilation and provide visibility into the rack. The non-acoustic door has a depth of about 134 mm (5.3 in.).

**Rear Door Heat Exchanger**

To lead away more heat, a special door that is named the Rear Door Heat Exchanger (#EC15) is available. This door replaces the standard rear door on the rack. Copper tubes that are attached to the rear door circulate chilled water, which is provided by the client. The chilled water removes heat from the exhaust air being blown through the servers and attachments that are mounted in the rack. With industry-standard quick couplings, the water lines in the door attach to the client-supplied secondary water loop.
For more information about planning for the installation of the IBM Rear Door Heat Exchanger, see the following website:


**IBM 42U SlimRack 7965-94Y**

The 2.0-meter (79-inch) Model 7965-94Y is compatible with past and present Power Systems servers and provides an excellent 19-inch rack enclosure for your data center. Its 600 mm (23.6 in.) width combined with its 1100 mm (43.3 in.) depth plus its 42 EIA enclosure capacity provides great footprint efficiency for your systems and allows it to be easily placed on standard 24-inch floor tiles.

The IBM 42U Slim Rack has a lockable perforated front steel door that provides ventilation, physical security, and visibility of indicator lights in the installed equipment within. In the rear, either a lockable perforated rear steel door (#EC02) or a lockable Rear Door Heat Exchanger (RDHX)(1164-95X) is used. Lockable optional side panels (#EC03) increase the rack’s aesthetics, help control airflow through the rack, and provide physical security. Multiple 42U Slim Racks can be bolted together to create a rack suite (indicate feature code #EC04).

Up to six optional 1U PDUs can be placed vertically in the sides of the rack. Additional PDUs can be placed horizontally, but they each use 1U of space in this position.

**Feature code 0551 rack**

The 1.8-meter Rack (#0551) is a 36 EIA unit rack. The rack that is delivered as #0551 is the same rack that is delivered when you order the 7014-T00 rack. The included features might vary. Certain features that are delivered as part of the 7014-T00 must be ordered separately with the #0551.

**Feature code 0553 rack**

The 2.0-meter Rack (#0553) is a 42 EIA unit rack. The rack that is delivered as #0553 is the same rack that is delivered when you order the 7014-T42 rack. The included features might vary. Certain features that are delivered as part of the 7014-T42 must be ordered separately with the #0553.

**Feature code ER05 rack**

This feature provides a 19-inch, 2.0-meter high rack with 42 EIA units of total space for installing rack-mounted central electrical complexes or expansion units. The 600 mm wide rack fits within a data center’s 24-inch floor tiles and provides better thermal and cable management capabilities. The following features are required on #ER05:

- #EC01 Front Door
- #EC02 Rear Door or #EC05 Rear Door Heat Exchanger (RDHX) indicator

PDUs on the rack are optional. Each #7196 and #7189 PDU consumes one of six vertical mounting bays. Each PDU beyond four consumes 1U of rack space.
If you order Power Systems equipment in an MES order, use the equivalent rack feature ER05 instead of 7965-94Y so that IBM Manufacturing can ship the hardware in the rack.

The AC power distribution unit and rack content

For rack models T00 and T42, 12-outlet PDUs are available. These PDUs include the AC power distribution unit #7188 and the AC Intelligent PDU+ #7109. The Intelligent PDU+ is identical to #7188 PDUs, but it is equipped with one Ethernet port, one console serial port, and one RS232 serial port for power monitoring.

The PDUs have 12 client-usable IEC 320-C13 outlets. Six groups of two outlets are fed by six circuit breakers. Each outlet is rated up to 10 amps, but each group of two outlets is fed from one 15 amp circuit breaker.
Four PDUs can be mounted vertically in the back of the T00 and T42 racks. Figure A-2 shows the placement of the four vertically mounted PDUs. In the rear of the rack, two additional PDUs can be installed horizontally in the T00 rack and three in the T42 rack. The four vertical mounting locations are filled first in the T00 and T42 racks. Mounting PDUs horizontally consumes 1U per PDU and reduces the space that is available for other racked components. When mounting PDUs horizontally, the preferred approach is to use fillers in the EIA units that are occupied by these PDUs to facilitate the correct airflow and ventilation in the rack.

![Figure A-2  PDU placement and PDU view](Image)

The PDU receives power through a UTG0247 power-line connector. Each PDU requires one PDU-to-wall power cord. Various power cord features are available for various countries and applications by varying the PDU-to-wall power cord, which must be ordered separately. Each power cord provides the unique design characteristics for the specific power requirements. To match new power requirements and save previous investments, these power cords can be requested with an initial order of the rack or with a later upgrade of the rack features.
Table A-1 shows the available wall power cord options for the PDU and iPDU features, which must be ordered separately.

Table A-1   Wall power cord options for the PDU and iPDU features

<table>
<thead>
<tr>
<th>Feature code</th>
<th>Wall plug</th>
<th>Rated voltage (Vac)</th>
<th>Phase</th>
<th>Rated amperage</th>
<th>Geography</th>
</tr>
</thead>
<tbody>
<tr>
<td>6653</td>
<td>IEC 309, 3P+N+G, 16A</td>
<td>230</td>
<td>3</td>
<td>16 amps/phase</td>
<td>Internationally available</td>
</tr>
<tr>
<td>6489</td>
<td>IEC309 3P+N+G, 32A</td>
<td>230</td>
<td>3</td>
<td>32 amps/phase</td>
<td>EMEA</td>
</tr>
<tr>
<td>6654</td>
<td>NEMA L6-30</td>
<td>200 - 208, 240</td>
<td>1</td>
<td>24 amps</td>
<td>US, Canada, LA, and Japan</td>
</tr>
<tr>
<td>6655</td>
<td>RS 3750DP (watertight)</td>
<td>200 - 208, 240</td>
<td>1</td>
<td>24 amps</td>
<td>US, Canada, LA, and Japan</td>
</tr>
<tr>
<td>6656</td>
<td>IEC 309, P+N+G, 32A</td>
<td>230</td>
<td>1</td>
<td>24 amps</td>
<td>EMEA</td>
</tr>
<tr>
<td>6657</td>
<td>PDL</td>
<td>230 - 240</td>
<td>1</td>
<td>32 amps</td>
<td>Australia and New Zealand</td>
</tr>
<tr>
<td>6658</td>
<td>Korean plug</td>
<td>220</td>
<td>1</td>
<td>30 amps</td>
<td>North and South Korea</td>
</tr>
<tr>
<td>6492</td>
<td>IEC 309, 2P+G, 60A</td>
<td>200 - 208, 240</td>
<td>1</td>
<td>48 amps</td>
<td>US, Canada, LA, and Japan</td>
</tr>
<tr>
<td>6491</td>
<td>IEC309, P+N+G, 63A</td>
<td>230</td>
<td>1</td>
<td>63 amps</td>
<td>EMEA</td>
</tr>
</tbody>
</table>

Notes: Ensure that the correct power cord feature is configured to support the power that is being supplied. Based on the power cord that is used, the PDU can supply 4.8 - 19.2 kVA. The power of all of the drawers that are plugged into the PDU must not exceed the power cord limitation.

The Universal PDUs are compatible with previous models.

To better enable electrical redundancy, each server has two power supplies that must be connected to separate PDUs, which are not included in the base order.

For maximum availability, a preferred approach is to connect power cords from the same system to two separate PDUs in the rack, and to connect each PDU to independent power sources.

For detailed power requirements and power cord details about the 7014 racks, see the “Planning for power” section in the IBM Power Systems Hardware IBM Knowledge Center website:

http://www.ibm.com/support/knowledgecenter/api/redirect/powersys/v3rlm5/topic/p7had/p7hadrpower.html

For detailed power requirements and power cord details about the 7965-94Y rack, see the “Planning for power” section in the IBM Power Systems Hardware IBM Knowledge Center website:

http://www.ibm.com/support/knowledgecenter/api/redirect/powersys/v3rlm5/topic/p7had/p7hadkickoff795394x.htm
Rack-mounting rules

Consider the following primary rules when you mount the system into a rack:

- The system can be placed at any location in the rack. For rack stability, start filling a rack from the bottom.
- Any remaining space in the rack can be used to install other systems or peripheral devices if the maximum permissible weight of the rack is not exceeded and the installation rules for these devices are followed.
- Before placing the system into the service position, be sure to follow the rack manufacturer’s safety instructions regarding rack stability.

Useful rack additions

This section highlights several rack addition solutions for Power Systems rack-based systems.

OEM racks

The system can be installed in a suitable OEM rack if the rack conforms to the EIA-310-D standard for 19-inch racks. This standard is published by the Electrical Industries Alliance. For more information, see the IBM Power Systems Hardware IBM Knowledge Center at the following website:

http://www.ibm.com/support/knowledgecenter/api/redirect/systems/scope/hw/index.jsp
The website mentions the following key points:

- The front rack opening must be 451 mm wide ± 0.75 mm (17.75 in. ± 0.03 in.), and the rail-mounting holes must be 465 mm ± 0.8 mm (18.3 in. ± 0.03 in.) apart on-center (horizontal width between the vertical columns of holes on the two front-mounting flanges and on the two rear-mounting flanges). Figure A-3 is a top view that shows the specification dimensions.

![Figure A-3](image-url)
The vertical distance between the mounting holes must consist of sets of three holes spaced (from bottom to top) 15.9 mm (0.625 in.), 15.9 mm (0.625 in.), and 12.67 mm (0.5 in.) on-center, which makes each three-hole set of vertical hole spacing 44.45 mm (1.75 in.) apart on center. Rail-mounting holes must be 7.1 mm ± 0.1 mm (0.28 in. ± 0.004 in.) in diameter. Figure A-4 shows the top front specification dimensions.

Figure A-4   Rack specification dimensions top front view

**Energy management**

The Power S812LC servers have features to help clients become more energy efficient. EnergyScale technology enables advanced energy management features to conserve power dramatically and dynamically and further improve energy efficiency. Intelligent Energy optimization capabilities enable the POWER8 processor to operate at a higher frequency for increased performance and performance per watt, or to reduce dramatically the frequency to save energy.

**IBM EnergyScale technology**

IBM EnergyScale technology provides functions to help the user understand and dynamically optimize processor performance versus processor energy consumption, and system workload, to control Power Systems power and cooling usage.
EnergyScale uses power and thermal information that is collected from the system to implement policies that can lead to better performance or better energy usage. EnergyScale offers the following features:

- **Power trending**
  
  EnergyScale provides continuous collection of real-time server energy consumption. Administrators can use it to predict power consumption across their infrastructure and to react to business and processing needs. For example, administrators can use this information to predict data center energy consumption at various times of the day, week, or month.

- **Power saver mode**
  
  Power saver mode lowers the processor frequency and voltage a fixed amount, reducing the energy consumption of the system while still delivering predictable performance. This percentage is predetermined to be within a safe operating limit and is not user-configurable. The server is designed for a fixed frequency drop of almost 50% down from nominal frequency (the actual value depends on the server type and configuration).

  Power saver mode is not supported during system start, although it is a persistent condition that is sustained after the start when the system starts running instructions.

- **Dynamic power saver mode**
  
  Dynamic power saver mode varies processor frequency and voltage based on the usage of the POWER8 processors. Processor frequency and usage are inversely proportional for most workloads, implying that as the frequency of a processor increases, its usage decreases, given a constant workload. Dynamic power saver mode takes advantage of this relationship to detect opportunities to save power, based on measured real-time system usage.

  When a system is idle, the system firmware lowers the frequency and voltage to power energy saver mode values. When fully used, the maximum frequency varies, depending on whether the user favors power savings or system performance. If an administrator prefers energy savings and a system is fully used, the system reduced the maximum frequency to about 95% of nominal values. If performance is favored over energy consumption, the maximum frequency can be increased to up to 111.3% of nominal frequency for extra performance.

  Dynamic power saver mode is mutually exclusive with power saver mode. Only one of these modes can be enabled at a time.

- **Power capping**
  
  Power capping enforces a user-specified limit on power usage. Power capping is not a power-saving mechanism. It enforces power caps by throttling the processors in the system, degrading performance significantly. The idea of a power cap is to set a limit that must never be reached but that frees extra power that was never used in the data center. The *margined* power is this amount of extra power that is allocated to a server during its installation in a data center. It is based on the server environmental specifications that usually are never reached because server specifications are always based on maximum configurations and worst-case scenarios.

- **Soft power capping**
  
  There are two power ranges into which the power cap can be set: power capping, as described previously, and soft power capping. Soft power capping extends the allowed energy capping range further, beyond a region that can be ensured in all configurations and conditions. If the energy management goal is to meet a particular consumption limit, soft power capping is the mechanism to use.
Processor core nap mode
The POWER8 processor uses a low-power mode that is called nap that stops processor execution when there is no work to do on that processor core. The latency of exiting nap mode is small, typically not generating any impact on applications that are running. Therefore, the IBM POWER Hypervisor™ can use nap mode as a general-purpose idle state. When the operating system detects that a processor thread is idle, it yields control of a hardware thread to the POWER Hypervisor. The POWER Hypervisor immediately puts the thread into nap mode. Nap mode allows the hardware to turn off the clock on most of the circuits in the processor core. Reducing active energy consumption by turning off the clocks allows the temperature to fall, which further reduces leakage (static) power of the circuits and causes a cumulative effect. Nap mode saves 10 - 15% of power consumption in the processor core.

Processor core sleep mode
To save even more energy, the POWER8 processor has an even lower power mode referred to as sleep. Before a core and its associated private L2 cache enter sleep mode, the cache is flushed, transition lookaside buffers (TLB) are invalidated, and the hardware clock is turned off in the core and in the cache. Voltage is reduced to minimize leakage current. Processor cores that are inactive in the system (such as capacity on demand (CoD) processor cores) are kept in sleep mode. Sleep mode saves about 80% of the power consumption in the processor core and its associated private L2 cache.

Processor chip winkle mode
The most energy can be saved when a whole POWER8 chiplet enters the winkle mode. In this mode, the entire chiplet is turned off, including the L3 cache. This mode can save more than 95% power consumption.

Fan control and altitude input
System firmware dynamically adjusts fan speed based on energy consumption, altitude, ambient temperature, and energy savings modes. Power Systems are designed to operate in worst-case environments, in hot ambient temperatures, at high altitudes, and with high-power components. In a typical case, one or more of these constraints are not valid. When no power savings setting is enabled, fan speed is based on ambient temperature and assumes a high-altitude environment. When a power savings setting is enforced (either Power Energy Saver Mode or Dynamic Power Saver Mode), the fan speed varies based on power consumption and ambient temperature.

Processor folding
Processor folding is a consolidation technique that dynamically adjusts, over the short term, the number of processors that are available for dispatch to match the number of processors that are demanded by the workload. As the workload increases, the number of processors made available increases. As the workload decreases, the number of processors that are made available decreases. Processor folding increases energy savings during periods of low to moderate workload because unavailable processors remain in low-power idle states (nap or sleep) longer.

EnergyScale for I/O
POWER8 processor-based systems automatically power off hot-pluggable PCI adapter slots that are empty or not being used. System firmware automatically scans all pluggable PCI slots at regular intervals, looking for those slots that meet the criteria for being not in use and powering them off. This support is available for all POWER8 processor-based servers and the expansion units that they support.
Dynamic power saver mode

On POWER8 processor-based systems, several EnergyScale technologies are embedded in the hardware and do not require an operating system or external management component. Fan control, environmental monitoring, and system energy management are controlled by the On Chip Controller (OCC) and associated components.

On Chip Controller

POWER8 invested in power management innovations. A new OCC that uses an embedded IBM PowerPC® core with 512 KB of SRAM runs real-time control firmware to respond to workload variations by adjusting the per-core frequency and voltage based on activity, thermal, voltage, and current sensors.

The OCC also enables more granularity in controlling the energy parameters in the processor, and increases reliability in energy management by having one controller in each processor that can perform certain functions independently of the others.

POWER8 also includes an internal voltage regulation capability that enables each core to run at a different voltage. Optimizing both voltage and frequency for workload variation enables a better increase in power savings versus optimizing frequency only.

Energy consumption estimation

Often, for Power Systems servers, various energy-related values are important:

- Maximum power consumption and power source loading values

  These values are important for site planning and are described in the POWER8 processor-based systems information IBM Knowledge Center at the following website:

  http://www.ibm.com/support/knowledgecenter/api/redirect/powersys/v3r1m5/index.jsp

  Search for type and model number and “server specifications”. For example, for the Power S812LC server, search for “8348-21C”.

- An estimation of the energy consumption for a certain configuration

  Calculate the energy consumption for a certain configuration in the IBM Systems Energy Estimator at the following website:

  http://www-912.ibm.com/see/EnergyEstimator

  In that tool, select the type and model for the system, and enter details about the configuration and CPU usage that you want. As a result, the tool shows the estimated energy consumption and the waste heat at the usage that you want and also at full usage.
Related publications

The publications that are listed in this section are considered suitable for a more detailed descriptions of the topics covered in this paper.

IBM Redbooks

The following IBM Redbooks publications provide additional information about the topic in this document. Some publications that are referenced in this list might be available in softcopy only.

- Cloud Security Guidelines for IBM Power Systems, SG24-8242
- IBM PowerKVM Configuration and Use, SG24-8231
- IBM Power System S824L Technical Overview and Introduction, REDP-5139
- IBM PowerVC Version 1.2.3: Introduction and Configuration, SG24-8199
- IBM z13 Configuration Setup, SG24-8260
- NVIDIA CUDA on IBM POWER8: Technical Overview, Software Installation, and Application, REDP-5169
- Performance Optimization and Tuning Techniques for IBM Power Systems Processors Including IBM POWER8, SG24-8171

You can search for, view, download, or order these documents and other Redbooks, Redpapers, web docs, draft and additional materials, at the following website:

ibm.com/redbooks

Other publications

These publications are also relevant as further information sources:

- Active Memory Expansion: Overview and Usage Guide
- IBM EnergyScale for POWER8 Processor-Based Systems
- IBM Power Facts and Features - IBM Power Systems, IBM PureFlex System, and Power Blades
  http://www.ibm.com/systems/power/hardware/reports/factsfeatures.html
- IBM Power Systems S812L server specifications
  http://www.ibm.com/systems/power/hardware/s812l-s822l/specs.html
- IBM Power Systems S814 server specifications
  http://www.ibm.com/systems/power/hardware/s814/specs.html
- IBM Power Systems S822 server specifications
  http://www.ibm.com/systems/power/hardware/s822/specs.html
IBM Power Systems S822L server specifications
http://www.ibm.com/systems/power/hardware/s821-s822/specs.html

IBM Power Systems S824 server specifications
http://www.ibm.com/systems/power/hardware/s824/specs.html

IBM Power Systems S824L server specifications:
http://www.ibm.com/systems/power/hardware/s824l/specs.html

IBM Power Systems E850 server specifications:
http://www.ibm.com/systems/power/hardware/e850/specs.html

IBM Power Systems E870 server specifications:
http://www.ibm.com/systems/power/hardware/e870/specs.html

System RAS - Introduction to Power Systems Reliability, Availability, and Serviceability

Online resources

These websites are also relevant as further information sources:

IBM Fix Central website
http://www.ibm.com/support/fixcentral/

IBM Knowledge Center
http://www.ibm.com/support/knowledgecenter/

IBM Power Systems website
http://www.ibm.com/systems/power/

IBM Power Systems Hardware IBM Knowledge Center
http://www-01.ibm.com/support/knowledgecenter/api/redirect/powersys/v3r1m5/index.jsp

IBM Storage website
http://www.ibm.com/systems/storage/

IBM Systems Energy Estimator
http://www-912.ibm.com/see/EnergyEstimator

IBM System Planning Tool website
http://www.ibm.com/systems/support/tools/systemplanningtool/

Current information about IBM Java and tested Linux distributions are available here:

Additional information about the OpenJDK port for Linux on PPC64 LE, as well as some pre-generated builds can be found here:
http://cr.openjdk.java.net/~simonis/ppc-aix-port/

Launchpad.net has resources for Ubuntu builds. You can find out about them here:
https://launchpad.net/ubuntu/+source/openjdk-9
https://launchpad.net/ubuntu/+source/openjdk-8
https://launchpad.net/ubuntu/+source/openjdk-7
Help from IBM

IBM Support and downloads
ibm.com/support

IBM Global Services
ibm.com/services